전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

BLUENRG-1 데이터시트(PDF) 30 Page - STMicroelectronics

부품명 BLUENRG-1
상세설명  Bluetooth low energy wireless system-on-chip
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

BLUENRG-1 데이터시트(HTML) 30 Page - STMicroelectronics

Back Button BLUENRG-1 Datasheet HTML 26Page - STMicroelectronics BLUENRG-1 Datasheet HTML 27Page - STMicroelectronics BLUENRG-1 Datasheet HTML 28Page - STMicroelectronics BLUENRG-1 Datasheet HTML 29Page - STMicroelectronics BLUENRG-1 Datasheet HTML 30Page - STMicroelectronics BLUENRG-1 Datasheet HTML 31Page - STMicroelectronics BLUENRG-1 Datasheet HTML 32Page - STMicroelectronics BLUENRG-1 Datasheet HTML 33Page - STMicroelectronics BLUENRG-1 Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 173 page
background image
Functional details
BlueNRG-1
30/173
DocID028866 Rev 1
3.6.3
ADC registers
ADC peripheral base address (ADC_BASE_ADDR) 0x40800000.
Table 25: ADC registers
Address
offset
Name
RW
Reset
Description
0x00
CTRL
RW
0x00000000
ADC control register. Refer to the detailed
description below.
0x04
CONF
RW
0xFFFFFFFF
ADC configuration register. Refer to the
detailed description below.
0x08
IRQSTAT
R
0x00000000
IRQ masked status register. Refer to the
detailed description below.
0x0C
IRQMASK
RW
0x0000000F
It sets the mask for ADC interrupt. Refer to
the detailed description below.
0x14
DATA_CONV
R
0x00000000
Result of the conversion in two complement
format:
 if ROUND16 = 0: result is mapped on all
32-bit (can be truncated with loss of
DATAOUT[30:15])
if ROUND16 = 1: result is mapped on
16-bit (can be truncated with loss of
DATAOUT[15:0])
0x18
OFFSET
RW
0x00000000
Offset for correction of converted data
0x20
SR_REG
RW
0x00000000
ADC status register. Refer to the detailed
description below.
0x24
THRESHOLD_HI
RW
0xFFFFFFFF
High threshold for window comparator
0x28
THRESHOLD_LO
RW
0x00000000
Low threshold for window comparator
Table 26: ADC - CTRL register description: address offset ADC_BASE_ADDR+0x00
Bit
Field name
Reset
RW
Description
0
ON
0x0
RW
Starts ADC analog subsystem. This bit must be set before
starting a conversion.
0: ADC is OFF.
1: ADC is ON.
1
CALEN
0x0
RW
Enables the calibration phase when set to 1. This bit is
cleared and the calibration is disabled by setting the
RSTCALEN bit.
2
SWSTART
0x0
RW
Starts the ADC conversion phase when set.
3
RESET
0x0
RW
Reset all the ADC registers when set.
= 4.36 ∗ (
1
− 0.622) + 2.7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com