전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TLV70235DBVT 데이터시트(PDF) 15 Page - Texas Instruments

Click here to check the latest version.
부품명 TLV70235DBVT
상세설명  300-mA, Low-IQ, Low-Dropout Regulator
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TLV70235DBVT 데이터시트(HTML) 15 Page - Texas Instruments

Back Button TLV70235DBVT Datasheet HTML 11Page - Texas Instruments TLV70235DBVT Datasheet HTML 12Page - Texas Instruments TLV70235DBVT Datasheet HTML 13Page - Texas Instruments TLV70235DBVT Datasheet HTML 14Page - Texas Instruments TLV70235DBVT Datasheet HTML 15Page - Texas Instruments TLV70235DBVT Datasheet HTML 16Page - Texas Instruments TLV70235DBVT Datasheet HTML 17Page - Texas Instruments TLV70235DBVT Datasheet HTML 18Page - Texas Instruments TLV70235DBVT Datasheet HTML 19Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 33 page
background image
COUT
VOUT
VIN
GND PLANE
CIN
Represents via used for
application specific connections
IN
GND
EN
NC
OUT
P =(V
V
)
I
-
´
D
IN
OUT
OUT
TLV702
www.ti.com
SLVSAG6C – SEPTEMBER 2010 – REVISED MARCH 2015
9 Power Supply Recommendations
Connect a low output impedance power supply directly to the INPUT pin of the TLV702. Inductive impedances
between the input supply and the INPUT pin can create significant voltage excursions at the INPUT pin during
start-up or load transient events.
9.1 Power Dissipation
The ability to remove heat from the die is different for each package type, presenting different considerations in
the printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves
the heat from the device to the ambient air.
Refer to Thermal Information for thermal performance on the TLV702 evaluation module (EVM). The EVM is a
two-layer board with two ounces of copper per side.
Power dissipation depends on input voltage and load conditions. Power dissipation (PD) is equal to the product of
the output current and the voltage drop across the output pass element, as shown in Equation 2.
(2)
10 Layout
10.1 Layout Guidelines
Input and output capacitors should be placed as close to the device pins as possible. To improve AC
performance such as PSRR, output noise, and transient response, TI recommends designing the board with
separate ground planes for VIN and VOUT, with the ground plane connected only at the GND pin of the device. In
addition, the ground connection for the output capacitor should be connected directly to the GND pin of the
device. High ESR capacitors may degrade PSRR performance.
10.2 Layout Examples
Figure 28. Layout Example for the DBV Package
Copyright © 2010–2015, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: TLV702



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com