SC16C752B datasheet(17/47 Pages) PHILIPS

17 / 47 page

Philips Semiconductors

SC16C752B

5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs

Product data

Rev. 03 — 14 December 2004

17 of 47

9397 750 14443

6.8 Break and time-out conditions

An RX idle condition is detected when the receiver line, RX, has been HIGH for

4 character time. The receiver line is sampled midway through each bit.

When a break condition occurs, the TX line is pulled LOW. A break condition is

activated by setting LCR[6].

6.9 Programmable baud rate generator

The SC16C752B UART contains a programmable baud generator that takes any

clock input and divides it by a divisor in the range between 1 and (216

− 1). An

additional divide-by-4 prescaler is also available and can be selected by MCR[7], as

shown in Figure 12. The output frequency of the baud rate generator is 16

× the baud

rate. The formula for the divisor is:

Where:

prescaler = 1, when MCR[7] is set to 0 after reset (divide-by-1 clock selected)

prescaler = 4, when MCR[7] is set to 1 after reset (divide-by-4 clock selected).

Remark: The default value of prescaler after reset is divide-by-1.

Figure 12 shows the internal prescaler and baud rate generator circuitry.

DLL and DLH must be written to in order to program the baud rate. DLL and DLH are

the least signiﬁcant and most signiﬁcant byte of the baud rate divisor. If DLL and DLH

are both zero, the UART is effectively disabled, as no baud clock will be generated.

Remark: The programmable baud rate generator is provided to select both the

transmit and receive clock rates.

Table 7 and Table 8 show the baud rate and divisor correlation for crystal with

frequency 1.8432 MHz and 3.072 MHz, respectively.

Figure 13 shows the crystal clock circuit reference.

Fig 12. Prescaler and baud rate generator block diagram.

divisor

XTAL1 crystal input frequency

prescaler

---------------------------------------------------------------------------





desired baud rate

()

---------------------------------------------------------------------------------

BAUD RATE

GENERATOR

LOGIC

MCR[7] = 1

MCR[7] = 0

PRESCALER

LOGIC

(DIVIDE-BY-1)

INTERNAL

OSCILLATOR

LOGIC

002aaa233

XTAL1

XTAL2

input clock

PRESCALER

LOGIC

(DIVIDE-BY-4)

reference

clock

internal

baud rate

clock for

transmitter

and receive

SC16C752B 데이터시트(PDF) 17 Page - NXP Semiconductors

SC16C752B 데이터시트(HTML) 17 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

데이터시트 다운로드

링크 URL