PC97338VLJ datasheet(67/221 Pages) NSC

67 / 221 page

www.national.com

Bits 2-0 - SCC2 Receiver Channel Selection

Upon reset these bits are initialized to 000. It is the

software’s responsibility to route all DMA sources

onto the ISA DMA channels correctly. Table 33

shows the encoding options for these bits.

TABLE 33. SCC2 Receiver Channel Selection

Bits 5-3 - SCC2 Transmission Channel Selection

Upon reset these bits are initialized to 000. It is the

software’s responsibility to route all DMA sources

onto the ISA DMA channels correctly. Table 34

shows the encoding options for these bits.

TABLE 34. SCC2 Transmission Channel Selec-

tion

2.3.37 SuperI/O Configuration 3 Register

(SCF3), Index 50h

This register controls the following. Upon reset, all im-

plemented bits are initialized to 0.

FIGURE 39. SCF3 Register Bitmap

Bit 2 Bit 1 Bit 0

SCC2 Receiver Channel

Selection Settings

Disabled. SCC2 DMA is not

connected to any ISA DMA

channel, i.e., it is not connected

to any of the chip’s DMA pins.

SCC2 receiver DMA request and

acknowledge signals are

connected to DRQ0 and DACK0

pins.

SCC2 receiver DMA request and

acknowledge signals are

connected to DRQ1 and DACK1

pins.

SCC2 receiver DMA request and

acknowledge signals are

connected to DRQ2 and DACK2

pins.

SCC2 receiver DMA request and

acknowledge signals are

connected to DRQ3 and DACK3

pins.

Reserved

Bit 5 Bit 4 Bit 3

SCC2 Transmission Channel

Selection Setting

Disabled. SCC2 DMA is not

connected to any ISA DMA

channel, i.e., it is not connected to

any of the chip’s DMA pins.

SCC2 transmitter DMA request

and acknowledge signals are

connected to DRQ0 and DACK0

pins.

SCC2 transmitter DMA request

and acknowledge signals are

connected to DRQ1 and DACK1

pins.

SCC2 transmitter DMA request

and acknowledge signals are

connected to DRQ2 and DACK2

pins.

SCC2 transmitter DMA request

and acknowledge signals are

connected to DRQ3 and DACK3

pins.

101

Reserved

110

Reserved

111

Reserved

543

Reset

Required

Index 50h

SuperI/O Configuration

Select DRATE, MSEN1,

Select DRV2, PNF, DR23,

Select IRQI2, IRRX2 or IRSL0/ID0

Select MTR1, IDLE or IRSL2/ID2

CS0, SIRQI2 or DACK3

SIRQI3 or IRSL2

Reserved

PC97338VLJ 데이터시트(PDF) 67 Page - National Semiconductor (TI)

PC97338VLJ 데이터시트(HTML) 67 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL