PC87366 datasheet(53/240 Pages) NSC

53 / 240 page

2.0 Device Architecture and Configuration (Continued)

www.national.com

2.8.10

SuperI/O Configuration B Register (SIOCFB)

This is a battery-backed register.

Location:

Index 2Bh

Type:

Varies per bit

Bit

Name

Reserved

Pins 47-49

Function

Select

Intrusion

Level

Intrusion

Status

LED Mode Control

Pin 59

Function

Select

Pin 58

Function

Select

Reset

Bit

Description

Reserved

Pins 47-49 Function Select

0: Pins 47-49 enabled as D1N, D1P and D2N by the TMS (default)

1 Pins 47-49 enabled as TS1, TS2 and TS3 by the VLM. For further details, see the TMS COnﬁguration

regster setting.

Intrusion Level. This is a RO bit, which reﬂects the value of pin 29 (CHASI), either 0 or 1.

Intrusion Status. Write 0 to this bit to clear it.

0: No intrusion

1: Intrusion detected (default at VPP power-up reset)

3-2

LED Mode Control. This is a R/W bit.

Bits

3 2

Function

0 0

Software mode (default at VPP power-up reset)

0 1

Hardware mode 1 (default when power supply control is disabled by PSLDC0,1 straps)

1 0

Hardware mode 2

1 1

Reserved

Pin 59 Function Select. This is a R/W bit.

0: GPIE7 (default at VPP power-up reset)

1: IRRX1

Pin 58 Function Select. This is a R/W bit.

0: GPIE6 (default at VPP power-up reset)

1: IRRX2_IRSL0

PC87366 데이터시트(PDF) 53 Page - National Semiconductor (TI)

PC87366 데이터시트(HTML) 53 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL