TNETV6446AINZWT datasheet(196/227 Pages) TI1

196 / 227 page

SPI_CLK

(Clock Polarity = 0)

SPI_CLK

(Clock Polarity = 1)

SPI_DI

(Input)

SPI_DO

(Output)

MSB IN

DATA

LSB IN

LSB OUT

MSB OUT

DATA

SPI_EN

TMS320DM6446

SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010

www.ti.com

6.17.2.1 SPI Master Mode Timings (Clock Phase = 0)

Table 6-80. Timing Requirements for SPI Master Mode [Clock Phase = 0] (1)(see Figure 6-63)

A-513,

-594,

NO.

UNIT

-810

MIN

MAX

Setup time, SPI_DI (input) valid before SPI_CLK (output)

tsu(DIV-CLKL)

Clock Polarity = 0

0.5P + 9.4

falling edge

Setup time, SPI_DI (in put) valid before SPI_CLK (output)

tsu(DIV-CLKH)

Clock Polarity = 1

0.5P + 9.4

rising edge

Hold time, SPI_DI (input) valid after SPI_CLK (output)

th(CLKL-DIV)

Clock Polarity = 0

0.5P - 4.5

falling edge

Hold time, SPI_DI (input) valid after SPI_CLK (output)

th(CLKH-DIV)

Clock Polarity = 1

0.5P - 4.5

rising edge

(1)

P = Period of the SPI module clock in nanoseconds (SYSCLK5).

Table 6-81. Switching Characteristics Over Recommended Operating Conditions for SPI Master Mode

[Clock Phase = 0] (see Figure 6-63)

A-513,

-594,

NO.

PARAMETER

UNIT

-810

MIN

MAX

Delay time, SPI_CLK (output) rising edge to SPI_DO

td(CLKH-DOV)

Clock Polarity = 0

-4

(output) transition

Delay time, SPI_CLK (output) falling edge to SPI_DO

td(CLKL-DOV)

Clock Polarity = 1

-4

(output) transition

Delay time, SPI_EN[1:0] (output) falling edge to first SPI_CLK (output) rising or

td(ENL-CLKH/L)

2P - 2.3

falling edge(1) (2)

Delay time, SPI_CLK (output) rising or falling edge to SPI_EN[1:0] (output)

td(CLKH/L-ENH)

1P + 0.5C - 0.2

rising edge(1) (2) (3)

(1)

P = Period of the SPI module clock in nanoseconds (SYSCLK5).

(2)

This delay can be increased under software control by the C2TDELAY register bit field in the SPIDELAY register.

(3)

C = Period of SPI_CLK signal in ns.

Figure 6-63. SPI Master Mode External Timing (Clock Phase = 0)

196

Peripheral and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320DM6446

TNETV6446AINZWT 데이터시트(PDF) 196 Page - Texas Instruments

TNETV6446AINZWT 데이터시트(HTML) 196 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL