전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SPC560P34L1 데이터시트(PDF) 73 Page - STMicroelectronics

부품명 SPC560P34L1
상세설명  Programmable watchdog timer
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC560P34L1 데이터시트(HTML) 73 Page - STMicroelectronics

Back Button SPC560P34L1 Datasheet HTML 69Page - STMicroelectronics SPC560P34L1 Datasheet HTML 70Page - STMicroelectronics SPC560P34L1 Datasheet HTML 71Page - STMicroelectronics SPC560P34L1 Datasheet HTML 72Page - STMicroelectronics SPC560P34L1 Datasheet HTML 73Page - STMicroelectronics SPC560P34L1 Datasheet HTML 74Page - STMicroelectronics SPC560P34L1 Datasheet HTML 75Page - STMicroelectronics SPC560P34L1 Datasheet HTML 76Page - STMicroelectronics SPC560P34L1 Datasheet HTML 77Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 103 page
background image
SPC560P34L1, SPC560P34L3, SPC560P40L1, SPC560P40L3
Electrical characteristics
Doc ID 16100 Rev 7
73/103
3.14.2
ADC conversion characteristics
Table 30.
ADC conversion characteristics
Symbol
C
Parameter
Conditions(1)
Value
Unit
Min
Typ
Max
fCK
S
R
ADC clock frequency (depends on
ADC configuration)
(The duty cycle depends on ADC
clock(2) frequency)
—3(3)
—60
MHz
fs
S
R
— Sampling frequency
1.53
MHz
ts
— D Sampling time(4)
fADC = 20 MHz, INPSAMP = 3
125
ns
fADC = 9 MHz, INPSAMP = 255
28.2
µs
tc
— P Conversion time(5)
fADC = 20 MHz
(6), INPCMP = 1
0.65
0
——
µs
tADC_P
U
S
R
ADC power-up delay (time needed
for ADC to settle exiting from
software power down; PWDN bit = 0)
——
1.5
µs
CS
(7)
— D ADC input sampling capacitance
2.5
pF
CP1
(7)
— D ADC input pin capacitance 1
3
pF
CP2
(7)
— D ADC input pin capacitance 2
1
pF
RSW
(7)
— D Internal resistance of analog source
VDD_HV_ADC0 = 5 V ± 10%
0.6
k
Ω
VDD_HV_ADC0 = 3.3 V ± 10%
3
k
Ω
RAD
(7)
— D Internal resistance of analog source
2
k
Ω
IINJ
— T Input current injection
Current injection on one ADC
input, different from the
converted one. Remains
within TUE specification
−5—
5
mA
INL
C
C
P Integral non-linearity
No overload
−1.5
1.5
LSB
DNL
C
C
P Differential non-linearity
No overload
−1.0
1.0
LSB
EO
C
C
T Offset error
±1
LSB
EG
C
C
T Gain error
±1
LSB
TUE
C
C
P
Total unadjusted error without
current injection
−2.5
2.5
LSB
TUE
C
C
T
Total unadjusted error with current
injection
−3—
3
LSB
1.
VDD = 3.3 V to 3.6 V / 4.5 V to 5.5 V, TA = −40 °C to TA MAX, unless otherwise specified and analog input voltage from
VSS_HV_ADC0 to VDD_HV_ADC0.
2.
AD_clk clock is always half of the ADC module input clock defined via the auxiliary clock divider for the ADC.
3.
When configured to allow 60 MHz ADC, the minimum ADC clock speed is 9 MHz, below which the precision is lost.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com