전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST10F296 데이터시트(PDF) 329 Page - STMicroelectronics

부품명 ST10F296
상세설명  High performance 16-bit CPU with DSP functions
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F296 데이터시트(HTML) 329 Page - STMicroelectronics

Back Button ST10F296 Datasheet HTML 325Page - STMicroelectronics ST10F296 Datasheet HTML 326Page - STMicroelectronics ST10F296 Datasheet HTML 327Page - STMicroelectronics ST10F296 Datasheet HTML 328Page - STMicroelectronics ST10F296 Datasheet HTML 329Page - STMicroelectronics ST10F296 Datasheet HTML 330Page - STMicroelectronics ST10F296 Datasheet HTML 331Page - STMicroelectronics ST10F296 Datasheet HTML 332Page - STMicroelectronics ST10F296 Datasheet HTML 333Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 329 / 346 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
ST10F296E
Electrical characteristics
329/346
1
Partially tested, guaranteed by design characterization.
t38 (CC)
ALE falling edge to latched
CS
-4 - tA
6 - tA
-4 - tA
6 - tA
ns
t39 (SR)
Latched CS low to valid data
in
-
16.5 + tC + 2tA
-
3TCL - 21+ tC + 2tA
ns
t41 (CC)
Latched CS hold after RD
and WR
2 + tF
-
TCL - 10.5 + tF
-ns
t82 (CC)
Address setup to RdCS and
WrCS
(with R/W delay)
14 + 2tA
-
2TCL - 11 + 2tA
-ns
t83 (CC)
Address setup to RdCS and
WrCS (no R/W delay)
2 + 2tA
-
TCL - 10.5 + 2tA
-ns
t46 (SR)
RdCS to valid data in
(with R/W delay)
-
4 + tC
-
2TCL - 21 + tC
ns
t47 (SR)
RdCS to valid data in
(no R/W delay)
-
16.5 + tC
-
3TCL - 21 + tC
ns
t48 (CC)
RdCS and WrCS low time
(with RW-delay)
15.5 + tC
-
2TCL - 9.5 + tC
-ns
t49 (CC)
RdCS and WrCS low time
(no R/W delay)
28 + tC
-
3TCL - 9.5 + tC
-ns
t50 (CC)
Data valid to WrCS
10 + tC
-
2TCL - 15 + tC
-ns
t51 (SR)
Data hold after RdCS
0-
0
-
ns
t53 (SR)
Data float after RdCS
(with R/W delay)
-
16.5 + tF
-
2TCL - 8.5 + tF
ns
t68 (SR)
Data float after RdCS
(no R/W delay)
-
4 + tF
-
TCL - 8.5 + tF
ns
t55 (CC)
Address hold after RdCS
and WrCS
-8.5 + tF
-
-8.5 + tF
-ns
t57 (CC)
Data hold after WrCS
2 + tF
-
TCL - 10.5 + tF
-ns
1.
R/W delay and
t
A refer to the next bus cycle.
2.
Read data is latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address
changes which occur before the end of RD have no impact on read cycles.
Table 176.
Demultiplexed bus (continued)
Symbol
Parameter
FCPU = 40 MHz
TCL = 12.5 ns
Variable CPU clock
1/2 TCL = 1 to 64 MHz
Unit
Min
Max
Min
Max
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com