 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STR710FZ1 데이터시트(PDF) 45 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR710FZ1 데이터시트(HTML) 45 Page - STMicroelectronics |
|
|
45 / 80 page  STR71xFxx STR710RZ Electrical parameters Doc ID 10350 Rev 13 45/80 Figure 16. RTC crystal oscillator and resonator PLL electrical characteristics V33 = 3.0 to 3.6V, V33IOPLL = 3.0 to 3.6V, TA = -40 / 85 °C unless otherwise specified. CL CL RS DEVICE DEVICE Table 19. PLL1 characteristics Symbol Parameter Test conditions Value Unit Min Typ Max fPLLCLK1 PLL multiplier output clock 165 MHz fPLL1 PLL input clock FREF_RANGE = 0 1.5 3.0 MHz FREF_RANGE = 1 MX[1:0]=’00’ or ‘01’ 3.0 8.25 MHz FREF_RANGE = 1 MX[1:0]=’10’ or ‘11’ 3.0 6 MHz PLL input clock duty cycle 25 75 % fFREE1 PLL free running frequency FREF_RANGE = 0 MX[1:0]=’01’ or ‘11’ 125 kHz FREF_RANGE = 0 MX[1:0]=’00’ or ‘10’ 250 kHz FREF_RANGE = 1 MX[1:0]=’01’ or ‘11’ 250 kHz FREF_RANGE = 1 MX[1:0]=’00’ or ‘10’ 500 kHz tLOCK1 PLL lock time FREF_RANGE = 0 Stable Input Clock Stable V33IOPLL, V18 300 μs FREF_RANGE = 1 Stable Input Clock Stable V33IOPLL, V18 600 μs |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
