| 전자부품 데이터시트 검색엔진 |
|
WM8972LEFL/R 데이터시트(PDF) 17 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8972LEFL/R 데이터시트(HTML) 17 Page - Wolfson Microelectronics plc |
|
17 / 49 page ![]() Preliminary Technical Data WM8972L w PTD Rev 2.2 June 2004 17 DIGITAL ADC VOLUME CONTROL The output of the ADC can be digitally amplified or attenuated over a range from –97dB to +30dB in 0.5dB steps. The gain for a given eight-bit code X is given by: 0.5 × (X-195) dB for 1 ≤ X ≤ 255; MUTE for X = 0 The AVU control bit controls the loading of digital volume control data. When AVU is set to 0, the ADCVOL control data will be loaded into the control register, but will not actually change the digital gain setting. Gain settings are updated when AVU is set to 1. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 7:0 ADCVOL [7:0] 11000011 ( 0dB ) ADC Digital Volume Control 0000 0000 = Digital Mute 0000 0001 = -97dB 0000 0010 = -96.5dB ... 0.5dB steps up to 1111 1111 = +30dB R21 (15h) ADC Digital Volume 8 AVU 0 ADC Volume Update 0 = Store ADCVOL in intermediate latch (no gain change) 1 = Update gains ( = ADCVOL) Table 7 ADC Digital Volume Control |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |