| 전자부품 데이터시트 검색엔진 |
|
LED171596ARSLR 데이터시트(PDF) 13 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LED171596ARSLR 데이터시트(HTML) 13 Page - Texas Instruments |
|
13 / 153 page ![]() LED Driver 0 LED Driver 23 HS Switch 0 HS Switch 3 LED0 LED23 HS0 HS3 TSD OSC IOs SRAM LOGIC EPROM VLED LED_GND ISET VDD GND VDDIO EN IFSEL_LATCH SCLK_SCL MISO_ADDR MOSI_SDA SS_PWM INT GND GND GND GND GND GND GND EPAD Copyright © 2016, Texas Instruments Incorporated 13 LED171596A www.ti.com SNVSAY2 – OCTOBER 2017 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated 7.2 Functional Block Diagram 7.3 Feature Description 7.3.1 Control Interface Register control interface is selected with IFSEL pin according to Table 1. Table 1. Serial Control Interface Selection IFSEL PIN SERIAL INTERFACE VDDIO (1) I2C-compatible GND (0) SPI The SPI interface of the LED171596A device supports up to 10 MHz using a 16-bit register addressing. In I2C mode it supports up to 1-MHz fast-mode-plus specification. The I2C and SPI interfaces are available to use after tEN , following the rising edge of the EN pin. Following start-up and IFSEL detection (tIFSEL_HOLD max), the LATCH pin functionality is enabled to start SRAM buffer updates. The LATCH pulse duration must be at least tLATCH ns. Alternatively, the LATCH register bit can also be used. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |