| 전자부품 데이터시트 검색엔진 |
|
ADAV801ASTZ 데이터시트(PDF) 53 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAV801ASTZ 데이터시트(HTML) 53 Page - Analog Devices |
|
53 / 61 page ![]() ADAV801 Rev. A | Page 52 of 60 PLL Control Register 1—Address 1110100 (0x74) Table 128. PLL Control Register 1 Bit Map 7 6 5 4 3 2 1 0 DIRIN_CLK1 DIRIN_CLK0 MCLKODIV PLLDIV PLL2PD PLL1PD XTLPD SYSCLK3 Table 129. PLL Control Register 1 Bit Descriptions Bit Name Description DIRIN_CLK[1:0] Recovered S/PDIF clock sent to SYSCLK3. 00 = SYSCLK3 comes from PLL block. 01 = Reserved. 10 = Reserved. 11 = SYSCLK3 is the recovered S/PDIF clock from DIRIN. MCLKODIV Divide input MCLK by 2 to generate MCLKO. 0 = Disabled. 1 = Enabled. PLLDIV Divide XIN by 2 to generate the PLL master clock. 0 = Disabled. 1 = Enabled. PLL2PD Power-down PLL2. 0 = Normal. 1 = Power-down. PLL1PD Power-down PLL1. 0 = Normal. 1 = Power-down. XTLPD Power-down XTAL oscillator. 0 = Normal. 1 = Power-down. SYSCLK3 Clock output for SYSCLK3. 0 = 512 × fS. 1 = 256 × fS. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |