전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MFC2000 데이터시트(PDF) 351 Page - List of Unclassifed Manufacturers

부품명 MFC2000
상세설명  Multifunctional Peripheral Controller 2000
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC - List of Unclassifed Manufacturers

MFC2000 데이터시트(HTML) 351 Page - List of Unclassifed Manufacturers

Back Button MFC2000 Datasheet HTML 347Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 348Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 349Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 350Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 351Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 352Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 353Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 354Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 355Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 351 / 426 page
background image
Multifunctional Peripheral Controller 2000
MFC2000
100723A
Conexant
19-1
19. Synchronous Serial Interface (SsIF)
19.1 Introduction and Features
19.1.1 Introduction
There are two identical SSIFs in the MFC2000. The common signal and block names are used in the functional
and timing descriptions without indicating which SSIF. Two SSIFs are distinguished as SSIF1 and SSIF2 only in
the register description. The SSIF built into the MFC2000, allows system peripherals to communicate with the
MFC2000. The SSIF provides separate signals for Data (SSTXD, SSRXD), Clock (SSCLK), and optional
(SSREQ) and Data Acknowledge (SSACK). The SSIF may be configured to operate as either a master or slave
interface. After reset, SSTXD is 0 and SSSTAT is 1. The following describes the operation of this synchronous
only serial interface.
19.1.2 Features
•
Full duplex, three wire system
•
Master or slave operation (Bi-directional Clock)
•
Programmable bit rates with maximum frequency = AUXCLK/2 and minimum = AUXCLK/32 with a 50% duty
cycle.
•
Programmable clock polarity and phase
•
Internal interrupt for Receive Register Full (mask-able at the Interrupt Controller)
•
Optional data request/acknowledge interface during slave mode
•
8 data bit synchronous serial-interface with programmable data shifting order
Serial In
Ser ial O u t
Div 8
Cou n ter
Con tro l
Reg ister
Clo ck
Dr iv er &
Con tro l
Carry
Cnt = 8 , IR Q
A UXC L K
SS CL K
SS T X D
SS RX D
SSS T A T
IR Q S SIf
Data B u s
Rd/W r
R ead
Rst
Write
A ddr
CS
Ser l C lk
Ack
Latch
Clr
Set
Wr & S lav e M o d e
Seria l C lk
Dev id er
5 b it
Figure 19-1. SSIF Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com