WM8976 datasheet(8/83 Pages) WOLFSON

8 / 83 page

WM8976

Preliminary Technical Data

PTD Rev 2.0 February 2005

Test Conditions

DCVDD=1.8V, AVDD=DBVDD=SPKVDD = 3.3V, TA = +25

oC, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise

stated.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Speaker Output (LOUT2, ROUT2 with 8

Ω

Ω bridge tied load, INVROUT2=1)

SPKBOOST=0

SPKVDD/3.3

Vrms

Full scale output voltage, 0dB

gain. (Note 10)

SPKBOOST=1

(SPKVDD/3.3)*1.5

Output Power

Output power is very closely correlated with THD; see below

PO =200mW, RL = 8

Ω,

SPKVDD=3.3V

0.04

-68

PO =320mW, RL = 8

Ω,

SPKVDD=3.3V

1.0

-40

PO =500mW, RL = 8

Ω,

SPKVDD=5V

0.02

-74

Total Harmonic Distortion

THD

PO =860mW, RL = 8

Ω,

SPKVDD=5V

1.0

-40

SPKVDD=3.3V,

RL = 8

Ω

Signal to Noise Ratio

SNR

SPKVDD=5V,

RL = 8

Ω

Power Supply Rejection Ratio

OUT3/OUT4 outputs (with 10k

Ω

Ω / 50pF load)

OUT3BOOST=0/

OUT4BOOST=0

SPKVDD/3.3

Vrms

Full-scale output voltage, 0dB

gain (Note 10)

OUT3BOOST=1

OUT4BOOST=1

(SPKVDD/3.3)*1.5

Vrms

Signal to Noise Ratio (Note 6,7)

SNR

A-weighted

TBD

Total Harmonic Distortion

(Note 8)

THD

RL = 10 k

Ω

full-scale signal

-84

Channel Separation (Note 9)

1kHz signal

100

Microphone Bias

MBVSEL=0

0.9*AVDD

Bias Voltage

VMICBIAS

MBVSEL=1

0.75*AVDD

Bias Current Source

IMICBIAS

Output Noise Voltage

1K to 20kHz

nV/

√Hz

Digital Input / Output

Input HIGH Level

VIH

0.7

×DBVDD

Input LOW Level

VIL

0.3

×DBVDD

Output HIGH Level

VOH

IOL=1mA

0.9

×DBVDD

Output LOW Level

VOL

IOH-1mA

0.1xDBVDD

Input capacitance

TBD

Input leakage

TBD

TERMINOLOGY

Input level to LIP in pseudo-differential configurations is limited to a maximum of -3dB or THD+N performance will be

reduced.

Note when BEEP path is not enabled then AUXL and AUXR have the same input impedances.

Hold Time is the length of time between a signal detected being too quiet and beginning to ramp up the gain. It does

not apply to ramping down the gain when the signal is too loud, which happens without a delay.

Ramp-up and Ramp-Down times are defined as the time it takes for the PGA to sweep across 90% of its gain range.

All hold, ramp-up and ramp-down times scale proportionally with MCLK

Signal-to-noise ratio (dB) – SNR is a measure of the difference in level between the full scale output and the output

with no signal applied. (No Auto-zero or Automute function is employed in achieving these results).

WM8976 데이터시트(PDF) 8 Page - Wolfson Microelectronics plc

WM8976 데이터시트(HTML) 8 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

데이터시트 다운로드

링크 URL