SLG46110V datasheet(45/82 Pages) DIALOG

45 / 82 page

000-0046110-106

Page 44 of 81

SLG46110

11.0 Analog Comparators (ACMP)

There are two Analog Comparator (ACMP) macrocells in the SLG46110. In order for the ACMP cells to be used in a GreenPAK

design, the power up signals (ACMP0_pdb and ACMP1_pdb) need to be active. By connecting to signals coming from the

Connection Matrix, it is possible to have each ACMP be on continuously, off continuously, or switched on periodically based on

a digital signal coming from the Connection Matrix. When ACMP is powered down, output is low.

Each of the ACMP cells has a positive input signal that can be provided by a variety of external sources, and can also have a

selectable gain stage before connection to the analog comparator. Each of the ACMP cells has a negative input signal that is

either created from an internal VREF or provided by way of the external sources.

Each of the ACMP cells has a selection for the bandwidth of the input signal, which can be used to save power when low bandwidth

signals are input into the analog comparator. And if input frequency > 200 kHz, the output will retain its previous value. Each cell

also has a hysteresis selection, to offer hysteresis of 0 mV, 25 mV, 50 mV or 200 mV.

During powerup, the ACMP output will remain low, and then become valid 110 µs (max) after POR signal goes high, see Figure 19.

Note: Regulator and Charge Pump set to automatic ON/OFF.

Each of the ACMP cells has a positive input signal that can be provided by a variety of external sources, and can also have a

selectable gain stage (1X, 0.5X, 0.33X, 0.25X) before connection to the analog comparator. The Gain divider is unbuffered and

consists of 250 KΩ (typ.) resistors, see Table 36. For gain divider accuracy refer to Table 37. IN- voltage range: 0 - 1.2 V. Can

use Vref selection VDD/4 and VDD/3 to maintain this input range.

Figure 19. Maximum Power On Delay vs. VDD.

Table 36. Gain Divider Input Resistance (typ).

Gain

0.5X

0.33X

0.25X

Input Resistance

100M

0.75M

Table 37. Gain Divider Accuracy.

Gain

0.5X

0.33X

0.25X

Accuracy

±0.6%

±0.9%

±2.8%

VDD (V)

-40

roo

+85

0 C

5 C

SLG46110V 데이터시트(PDF) 45 Page - Dialog Semiconductor

SLG46110V 데이터시트(HTML) 45 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

데이터시트 다운로드

링크 URL