SLG46110V datasheet(65/82 Pages) DIALOG

65 / 82 page

000-0046110-106

Page 64 of 81

SLG46110

15.3 Macrocells Output States During POR Sequence

To have a full picture of SLG46110 operation during powering and POR sequence, review the overview the macrocell output

states during the POR sequence (Figure 44 describes the output signals states).

First, before the NVM has been reset, all macrocells have their output set to logic LOW (except the output PINs which are in high

impedance state). Before the NVM is ready, all macrocell outputs are unpredictable (except the output PINs). On the next step,

some of the macrocells start initialization: input pins output state becomes LOW; LUTs also output LOW. Only P DLY macrocell

configured as edge detector becomes active at this time. After that input PINs are enabled. Next, only LUTs are configured. Next,

all other macrocells are initialized. After macrocells are initialized, internal POR matrix signal switches from LOW to HIGH. The

last are output PINs that become active and determined by the input signals.

Figure 44. Internal Macrocell States during POR sequence

Unpredictable

VDD

Input PIN_out

to matrix

LUT_out

to matrix

Programmable Delay_out

to matrix

Prog. Edge_Detector_out

to matrix

DFF/Latch_out

to matrix

Delay_out

to matrix

POR_out

to matrix

Ext. GPO

VDD_out

to matrix

Determined by Input signals

Starts to detect input edges

Determined by Input signals

Starts to detect input edges

Determined by input signals

Determined by External Signal

Guaranteed HIGH before POR_GPI

Determined by input signals

OUT = IN without Delay

Determined by initial state

Determined by input signals

OUT = IN without Delay

Tri-state

SLG46110V 데이터시트(PDF) 65 Page - Dialog Semiconductor

SLG46110V 데이터시트(HTML) 65 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

데이터시트 다운로드

링크 URL