| 전자부품 데이터시트 검색엔진 |
|
56F8014 데이터시트(PDF) 69 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
56F8014 데이터시트(HTML) 69 Page - Freescale Semiconductor, Inc |
|
69 / 124 page ![]() Register Descriptions 56F8014 Technical Data, Rev. 3 Freescale Semiconductor 69 Preliminary 6.3.7 CLKO Select Register (SIM_CLKOUT) The CLKO select register can be used to multiplex out selected clocks generated inside the clock generation and SIM modules. All functionality is for test purposes only and is subject to unspecified latencies. Glitches may be produced when the clock is enabled or switched. The lower four bits of the GPIO A register can function as GPIO, PWM, or as additional clock output signals. GPIO has priority and is enabled/disabled via the GPIOA_PEREN. If GPIOA[3:0] are programmed to operate as peripheral outputs, then the choice between PWM and additional clock outputs is done here in the CLKOUT. The default state is for the peripheral function of GPIOA[3:0] to be programmed as PWM. This can be changed by altering PWM3 through PWM0. Figure 6-8 CLKO Select Register (SIM_CLKOUT) 6.3.7.1 Reserved—Bits 15–10 This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing. 6.3.7.2 PWM3—Bit 9 • 0 = Peripheral output function of GPIOA[3] is defined to be PWM3 • 1 = Peripheral output function of GPIOA[3] is defined to be the Relaxation Oscillator Clock 6.3.7.3 PWM2—Bit 8 • 0 = Peripheral output function of GPIOA[2] is defined to be PWM2 • 1 = Peripheral output function of GPIOA[2] is defined to be the system clock 6.3.7.4 PWM1—Bit 7 • 0 = Peripheral output function of GPIOA[1] is defined to be PWM1 • 1 = Peripheral output function of GPIOA[1] is defined to be two times the rate of the system clock 6.3.7.5 PWM0—Bit 6 • 0 = Peripheral output function of GPIOA[0] is defined to be PWM0 • 1 = Peripheral output function of GPIOA[0] is defined to be three times the rate of the system clock 6.3.7.6 Clockout Disable (CLKDIS)—Bit 5 • 0 = CLKOUT output is enabled and will output the signal indicated by CLKOSEL • 1 = CLKOUT is 0 Base + $A 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Read 0 0 0 0 0 0 PWM 3 PWM 2 PWM1PWM0 CLK DIS CLKOSEL Write RESET 0 0 0000 0 0 0 0 1 0 0 0 0 0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |