56F8014 datasheet(17/124 Pages) FREESCALE

17 / 124 page

56F8014 Signal Pins

56F8014 Technical Data, Rev. 3

Freescale Semiconductor

Preliminary

GPIOB7

(TXD)

(SCL2)

Input/

Output

Input/

Output

Input/

Output

Input, pulled

high

internally

Port B GPIO — This GPIO pin can be individually programmed as

an input or output pin.

Transmit Data — SCI transmit data output or transmit / receive in

single wire opeation.

Serial Clock — This pin serves as the I2C serial clock.

After reset, the default state is GPIOB7. The peripheral functionality

is controlled via the SIM. See Section 6.3.8.

2. This signal is also brought out on the GPIOB0 pin.

RESET

(GPIOA7)

Input

Input/Open

Drain

Output

Input, pulled

high

internally

Reset — This input is a direct hardware reset on the processor.

When RESET is asserted low, the chip is initialized and placed in the

reset state. A Schmitt trigger input is used for noise immunity. The

internal reset signal will be deasserted synchronous with the internal

clocks after a fixed number of internal clocks.

Port A GPIO — This GPIO pin can be individually programmed as

an input or open drain output pin. Note that RESET functionality is

disabled in this mode and the chip can only be reset via POR, COP

reset, or software reset.

After reset, the default state is RESET.

GPIOB4

(T0)

(CLKO)

Input/

Output

Input/

Output

Input, pulled

high

internally

Port B GPIO — This GPIO pin can be individually programmed as

an input or output pin.

T0 — Timer, Channel 0

Clock Output — This is a buffered clock signal. Using the

SIM_CLKO Select Register (SIM_CLKOSR), this pin can be

programmed as any of the following: disabled (logic 0), CLK_MSTR

(system clock), IPBus clock, or oscillator output. See Section 6.3.7.

After reset, the default state is GPIOB4. The peripheral functionality

is controlled via the SIM. See Section 6.3.8.

Return to Table 2-2

Table 2-3 56F8014 Signal and Package Information for the 32-Pin LQFP (Continued)

Signal

Name

LQFP

Pin No.

Type

State During

Reset

Signal Description

56F8014 데이터시트(PDF) 17 Page - Freescale Semiconductor, Inc

56F8014 데이터시트(HTML) 17 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL