| 전자부품 데이터시트 검색엔진 |
|
DSP56857 데이터시트(PDF) 204 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857 데이터시트(HTML) 204 Page - Freescale Semiconductor, Inc |
|
204 / 662 page ![]() Register Descriptions (ITCN_BASE = $1FFF20) 5685X Digital Signal Controller User Manual, Rev. 4 8-26 Freescale Semiconductor 8.7.10.1 Reserved—Bits 15–13 These bits are reserved or not implemented. They are read as 0, but they cannot be modified by writing. 8.7.10.2 Interrupt Vector Base Address (VECTOR_BASE_ADDRESS)—Bits 12–0 The value in this register is used as the upper 13 bits of the interrupt vector Vector Address Bus (VAB)[20:0]. The lower eight bits are determined based on the highest priority interrupt and are then appended onto this field (VBA) before presenting the full Vector Address Bus (VAB) to the 56800E core. 8.7.11 Fast Interrupt Match Registers (FIM0 and FIM1) Figure 8-13. Fast Interrupt 0 Match Register (FIM0) See Programmer’s Sheet on Appendix page B - 38 Note: Although the 56800E core allows an unlimited number of fast interrupts, the 568xx family of chips limits this number to two in order to keep the size of the interrupt vector table small in terms of memory usage, and to reduce the overhead caused by each interrupt source having to provide a separate fast interrupt vector. 8.7.11.1 Reserved—Bits 15–7 These bits are reserved or not implemented. They are read as 0, but they cannot be modified by writing. 8.7.11.2 Fast Interrupt 0 Vector Number (FAST INTERRUPT 0) These values are used to declare which two IRQs will be Fast Interrupts. Fast Interrupts vector directly to a service routine based on values in the Fast Interrupt Vector Address registers without having to go to a jump table first. IRQs used as Fast Interrupts must be set to priority Level 2. Unexpected results will occur if a Fast Interrupt vector is set to any other priority. Fast Interrupts automatically become the highest priority Level 2 Interrupt regardless of their location in the interrupt table prior to being declared as Fast Interrupt. Fast Interrupt 0 has priority over Fast Interrupt 1. To determine the vector number of each IRQ. Please refer to Table 8-3. Base + $A 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Read 0 0 0 0 0 0 0 0 0 FAST INTERRUPT 0 Write Reset 00 00 00 00 00 00 00 00 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |