| 전자부품 데이터시트 검색엔진 |
|
DSP56857 데이터시트(PDF) 31 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857 데이터시트(HTML) 31 Page - Freescale Semiconductor, Inc |
|
31 / 662 page ![]() Preface, Rev. 4 Freescale Semiconductor xxix • For clarity, all signals are referenced with capital letters throughout this document • Descriptive functionality of signals is taken into account when choosing signal names. This may imply names for system bus interface signals that are different than those defined in the 56800E specification documents. • All efforts are made to maintain compliance with Semiconductor Reuse Standards guidelines • The prefix IPBB_ is used for all signals initiated from the IP Bus bridge • A prefix symbolizing a specific block’s name is used to distinguish input signals (point to point signals) • All signals initiated from a particular bus will contain a prefix signifying that bus Throughout the manual, registers displaying a grayed area designate reserved bits. Table 0-1. Pin Conventions Signal/Symbol Logic State Signal State Voltage1 1.Values for VIL, VOL, VIH, and VOH are defined by individual product specifications. The following standards are recognized in choosing block I/O signal names for the bridge: PIN True Asserted VIL/VOL PIN False Deasserted VIH/VOH PIN True Asserted VIH/VOH PIN False Deasserted VIL/VOL = Reserved or not implemented bit, written as zero for future compatibility |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |