| 전자부품 데이터시트 검색엔진 |
|
DSP56857 데이터시트(PDF) 222 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857 데이터시트(HTML) 222 Page - Freescale Semiconductor, Inc |
|
222 / 662 page ![]() Signal Description 5685X Digital Signal Controller User Manual, Rev. 4 9-4 Freescale Semiconductor Table 9-2. DMA IPBus Signals Name Type Function Clock Domain IPBUS_CLK Input IPBus Clock — IPBUS_ADDR[2:0] Input DMA IPBus Register Select IPBUS_CLK IPBUS_DATA_IN[15:0] Input Write data from IPBus to DMA registers IPBUS_CLK IPBUS_DATA_OUT[15:0] Output Read data to IPBus from DMA registers IPBUS_CLK IPBUS_R/W Input IPBus read/write signal IPBUS_CLK IPBUS_SEL Input Select signal for DMA Controller IPBUS_CLK IPBUS_REQ[30:0] Input DMA request signal from IPBus peripheral IPBUS_CLK DMA_INTR Output DMA interrupt request signal (active low) IPBUS_CLK IP_PHASE Input Data signal indicating IPBus phase SYS_CLK Table 9-3. DMA X1 Bus Signals Name Type Function Clock Domain SYS_CLK Input System Clock — X1_BUS_REQUEST Output DMA request to System Bus Controller (SBC) SYS_CLK X1_BUS_GRANT Input DMA grant signal from SBC SYS_CLK X1_ADDR_OUT[23:0] Output DMA-provided data space address SYS_CLK X1_W_DATA[31:0] Output DMA-provided data SYS_CLK X1_W Output DMA system bus write signal SYS_CLK X1_R_DATA[31:0] Input SBC-provided system bus read data SYS_CLK X1_R Output DMA system bus read signal SYS_CLK X1_SIZE Output Size of data written (byte, word, long) SYS_CLK |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |