DSP56857 datasheet(111/662 Pages) FREESCALE

111 / 662 page

Features

System Integration Module (SIM), Rev. 4

Freescale Semiconductor

4-3

4.1 Introduction

The System Integration Module (SIM) is responsible for several system control functions

including:

•

Clock generation

•

Reset generation

•

Power mode control

•

Boot mode control

•

Memory map control

•

External I/O configuration

•

Software control

4.2 Features

The following list contains distinctions of SIM:

•

Five system bus clocks with pipeline hold-off support

– Data RAM clock with hold-off control

– IPBus Interface clock with hold-off control

– System external memory interface four-phase clock with hold-off control

– 56800E core system clock

– General purpose clock (both standard and inverted versions)

•

Three system clocks for non pipelined interfaces

– PCLK clock for 56800E core

– NCLK clock for 56800E core

– A continuously running system clock

•

A peripheral bus (IPBus) clock, both on standard and inverted versions

•

An external clock output with disable

•

A core stall control used to stall the 56800E core system clock for DMA mastership

•

A peripheral bus clock phase indicator

•

Three power modes to control power utilization:

– Stop mode shuts down the 56800E core, system clocks, and the peripheral clock. Stop

mode entry can optionally disable PLL and Oscillator providing a choice of lower power

vs. a faster restart.

DSP56857 데이터시트(PDF) 111 Page - Freescale Semiconductor, Inc

DSP56857 데이터시트(HTML) 111 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL