전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56857 데이터시트(PDF) 136 Page - Freescale Semiconductor, Inc

부품명 DSP56857
상세설명  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 데이터시트(HTML) 136 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 132Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 133Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 134Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 135Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 136Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 137Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 138Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 139Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 140Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 662 page
background image
Register Descriptions (EMI_BASE = $1FFE40)
5685X Digital Signal Controller User Manual, Rev. 4
5-10
Freescale Semiconductor
5.6.2.5 Write Wait States (WWS)—Bits 4–0
The WWS field specifies the number of additional system clocks 0-30 (31 is invalid) to delay for
write access to the selected memory. The value of WWS should be set as indicated in
Section 5.7.2.
5.6.3 Chip Select Timing Control Registers 0–3 (CSTC0–CSTC3)
A Chip Select Timing Control (CSTC) register is required for every chip select. This register
specifies the detailed timing required for accessing devices in the selected memory map. At reset,
these registers are configured for minimal timing in the external access waveforms. Therefore,
these registers need only be adjusted if required by slower memory/peripheral devices.
Figure 5-5. Chip Select Timing Control Registers 0–3 (CSTC0–CSTC3)
See Programmer’s Sheet on Appendix page B-12
5.6.3.1 Write Wait States Setup Delay (WWSS)—Bits 15–14
This field affects the write cycle timing diagram, illustrated in Figure 5-16. Additional time
(clock cycles) is provided between the assertion of CSn and address lines and the assertion of
WR. The value of WWSS should be set as indicated in Section 5.7.2.
5.6.3.2 Write Wait States Hold Delay (WWSH)—Bits 13–12
This field affects the write cycle timing diagram, illustrated in Figure 5-17. The WWSH field
specifies the number of additional system clocks to hold the address, data, and CSn signals after
the WR signal is deasserted. The value of WWSH should be set as indicated in Section 5.7.2.
Table 5-5. CSOR Encoding of PS/DS Values
Value
Meaning
Flash_Security_Enable = 0
Flash_Security_Enable = 1
00
Disable
Disable
01
DS Only
DS Only
10
PS Only
Disable
11
Both PS and DS
DS Only
Base + $10 - $13
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
WWSS
WWSH
RWSS
RWSH
0
0
0
0
0
MDAR
Write
Reset
0
00
000
00
00
00
001
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com