전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STC89LE53RC 데이터시트(PDF) 17 Page - STCmicro Technology Co,.Ltd

부품명 STC89LE53RC
상세설명  Enhanced 80C51 Central Processing Unit ,6T or 12T per machine cycle
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STC [STCmicro Technology Co,.Ltd]
홈페이지  http://www.stcmicro.com/
Logo STC - STCmicro Technology Co,.Ltd

STC89LE53RC 데이터시트(HTML) 17 Page - STCmicro Technology Co,.Ltd

Back Button STC89LE53RC Datasheet HTML 13Page - STCmicro Technology Co,.Ltd STC89LE53RC Datasheet HTML 14Page - STCmicro Technology Co,.Ltd STC89LE53RC Datasheet HTML 15Page - STCmicro Technology Co,.Ltd STC89LE53RC Datasheet HTML 16Page - STCmicro Technology Co,.Ltd STC89LE53RC Datasheet HTML 17Page - STCmicro Technology Co,.Ltd STC89LE53RC Datasheet HTML 18Page - STCmicro Technology Co,.Ltd STC89LE53RC Datasheet HTML 19Page - STCmicro Technology Co,.Ltd STC89LE53RC Datasheet HTML 20Page - STCmicro Technology Co,.Ltd STC89LE53RC Datasheet HTML 21Page - STCmicro Technology Co,.Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 165 page
background image
2.2.2 Power-On Reset (POR)
When VCC drops below the detection threshold of POR circuit, all of the logic circuits are reset.
When VCC goes back up again, an internal reset is released automatically after a delay of 32768 clocks. The
nominal POR detection threshold is around 2.0V for 3V device and 3.3V for 5V device.
The Power-On flag, POF/PCON.4, is set by hardware to denote the VCC power has ever been less than the POR
voltage. And, it helps users to check if the start of running of the CPU is from power-on or from hardware reset
(RST-pin reset), software reset or Watchdog Timer reset. The POF bit should be cleared by software.
PCON register (Power Control Register)
LSB
bit
B7
B6
B5B4B3B2B1B0
name
SMOD SMOD0
-
POF
GF1
GF0
PD
IDL
POF
: Power-On flag. It is set by power-off-on action and can only cleared by software.
2.2.3 Watch-Dog-Timer
The watch dog timer in STC89xx series MCU consists of an 8-bit pre-scaler timer and an 15-bit timer. The timer
is one-time enabled by setting EN_WDT(WDT_CONTR.5). Clearing EN_WDT can stop WDT counting. When
the WDT is enabled, software should always reset the timer by writing 1 to CLR_WDT bit before the WDT
overflows. If STC89xx series MCU is out of control by any disturbance, that means the CPU can not run the
software normally, then WDT may miss the "writting 1 to CLR_WDT" and overflow will come. An overflow of
Watch-Dog-Timer will generate a internal reset.
1/256
1/128
1/64
1/32
1/16
1/8
1/4
1/2
8-bit prescalar
15-bit timer
-
-
EN_WDT CLR_WDT IDLE_WDT PS2 PS1 PS0
SYSclk/12
IDL/PCON.0
WDT_CONTR
WDT Structure
WDT_CONTR: Watch-Dog-Timer Control Register
LSB
bit
B7
B6
B5
B4
B3
B2B1B0
name
-
-
EN_WDT CLR_WDT IDLE_WDT PS2 PS1 PS0
17



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com