전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GS3471 데이터시트(PDF) 32 Page - Semtech Corporation

부품명 GS3471
상세설명  3G, HD, SD SDI Receiver, with Integrated Adaptive Cable Equalizer
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SEMTECH [Semtech Corporation]
홈페이지  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS3471 데이터시트(HTML) 32 Page - Semtech Corporation

Back Button GS3471 Datasheet HTML 28Page - Semtech Corporation GS3471 Datasheet HTML 29Page - Semtech Corporation GS3471 Datasheet HTML 30Page - Semtech Corporation GS3471 Datasheet HTML 31Page - Semtech Corporation GS3471 Datasheet HTML 32Page - Semtech Corporation GS3471 Datasheet HTML 33Page - Semtech Corporation GS3471 Datasheet HTML 34Page - Semtech Corporation GS3471 Datasheet HTML 35Page - Semtech Corporation GS3471 Datasheet HTML 36Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 179 page
background image
GS3471
Final Data Sheet Rev.4
PDS-060498
September 2017
32 of 179
Semtech
www.semtech.com
4.10 Lock Detect
The LOCKED output signal is set HIGH by the Lock Detect block under the following
conditions:
The LOCKED output signal is available by default on the STAT3 output pin, but can be
programmed to be output through any one of the six programmable multi-functional
pins of the device, STAT[5:0].
Note: In Power-down mode with RC_BYP disabled, the PLL unlocks. However, the
LOCKED signal retains whatever state it previously held. For instance, if before
power-down assertion the LOCKED signal is HIGH, during power-down it will remain
HIGH regardless of the status of the PLL.
4.11 Parallel Data Outputs
A 20-bit parallel bus is available which can be configured in 10-bit or 20-bit mode.The
parallel data outputs are aligned to the rising edge of the PCLK.
4.11.1 Parallel Data Bus Output Levels
The parallel data bus supports 1.8V or 2.5V (LVTTL and LVCMOS levels) supplied at the
IO_VDD pins.
4.11.2 Parallel Output in SMPTE Mode
When the device is operating in SMPTE mode (SMPTE_BYPASS = HIGH), data is output
in either multiplexed or demultiplexed form depending on the setting of the
20BIT_10BIT pin or PIN_CSR_SELECT register (877h).
When operating in 20-bit mode (20BIT_10BIT = HIGH), the output data is demultiplexed
Luma (DOUT[19:10]) and Chroma (DOUT[9:0]) data for SD and HD data rates. For 3G data
rate, Data Stream 1 is output on the DOUT[19:10] pins and Data Stream 2 is output on
the DOUT[9:0] pins.
Table 4-5: Lock Detect Conditions
Mode of Operation
Mode Setting
Condition for Locked
SMPTE Mode
SMPTE_BYPASS = HIGH
DVB_ASI = LOW
Retimer PLL is locked to valid
SMPTE video.
DVB-ASI Mode
SMPTE_BYPASS = LOW
DVB_ASI = HIGH
Retimer PLL is locked to a DVB-ASI
stream.
Data-Through Mode
SMPTE_BYPASS = LOW
DVB_ASI = LOW
Retimer PLL is locked.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com