| 전자부품 데이터시트 검색엔진 |
|
GS3471 데이터시트(PDF) 36 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
GS3471 데이터시트(HTML) 36 Page - Semtech Corporation |
|
36 / 179 page ![]() GS3471 Final Data Sheet Rev.4 PDS-060498 September 2017 36 of 179 Semtech www.semtech.com Figure 4-7: DDR Video Interface - 3G Level B Figure 4-8: DDR Mode Timing Diagram Note: For output data hold times, please refer to Table 2-4: AC Electrical Characteristics. DOUT[19:10] DOUT[9:0] DOUT[19:10] Data Stream 1 Data Stream 2 20-bit bus (transition rate = 74.25MHz) PCLK (148.5MHz) 10-bit bus (transition rate = 148.5MHz) 3.367ns DOUT[19:10] PCLK Y0 Y1 Cr0 Cb1 Y2 6.734ns 20% 80% tr 20% 80% tf Cr1 toh tod toh tod Cb0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |