GD25B256DFIS datasheet(25/82 Pages) GIGADEVICE

25 / 82 page

3.3V Uniform Sector

Dual and Quad Serial Flash

GD25B256D

7.9.

Read Data Bytes at Higher Speed (Fast Read 0BH or 4Fast Read 0CH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-Byte

address (A23-A0) and a dummy Byte, and each bit being latched-in on the rising edge of SCLK. Then the memory content,

at that address, is shifted out on SO, and each bit being shifted out, at a Max frequency fC, on the falling edge of SCLK. The

first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each

Byte of data is shifted out.

Figure 13 Read Data Bytes at Higher Speed Sequence Diagram (ADS=0)

Note:

1. The dummy clock number is configurable.

Figure 14 Read Data Bytes at Higher Speed Sequence Diagram (ADS=1)

Note:

1. The dummy clock number is configurable.

Command

0BH

CS#

SCLK

High-Z

9 10

28 29 30 31

23 22 21

24-bit address

MSB

34 35 36 37

38 39

Data Out1

42 43 44 45

46 47

Data Out2

CS#

SCLK

MSB

Dummy Byte

Command

0BH

CS#

SCLK

High-Z

9 10

36 37 38 39

31 30 29

32-bit address

MSB

42 43 44 45

46 47

Data Out1

50 51 52 53

54 55

Data Out2

CS#

SCLK

MSB

Dummy Byte

GD25B256DFIS 데이터시트(PDF) 25 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25B256DFIS 데이터시트(HTML) 25 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

데이터시트 다운로드

링크 URL