전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD9929BBCZ 데이터시트(PDF) 3 Page - Analog Devices

부품명 AD9929BBCZ
상세설명  CCD Signal Processor with Precision Timing Generator
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9929BBCZ 데이터시트(HTML) 3 Page - Analog Devices

  AD9929BBCZ Datasheet HTML 1Page - Analog Devices AD9929BBCZ Datasheet HTML 2Page - Analog Devices AD9929BBCZ Datasheet HTML 3Page - Analog Devices AD9929BBCZ Datasheet HTML 4Page - Analog Devices AD9929BBCZ Datasheet HTML 5Page - Analog Devices AD9929BBCZ Datasheet HTML 6Page - Analog Devices AD9929BBCZ Datasheet HTML 7Page - Analog Devices AD9929BBCZ Datasheet HTML 8Page - Analog Devices AD9929BBCZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 64 page
background image
AD9929
Rev. A | Page 3 of 64
SPECIFICATIONS
Table 1.
Parameter
Min
Typ
Max
Unit
TEMPERATURE RANGE
Operating
−25
+85
°C
Storage
−65
+150
°C
POWER SUPPLY VOLTAGE
AVDD (AFE Analog Supply)
2.7
3.0
3.6
V
TCVDD (Timing Core Analog Supply)
2.7
3.0
3.6
V
RGVDD (RG Driver)
2.7
3.0
3.6
V
HVDD (H1 to H2 Drivers)
2.7
3.0
3.6
V
DRVDD (Data Output Drivers)
2.7
3.0
3.6
V
DVDD (Digital)
2.7
3.0
3.6
V
VERTICAL DRIVER SUPPLY VOLTAGE
VDD (Vertical Driver Input Logic Supply)
2.7
3.0
3.6
V
VH1, VH2 (Vertical Driver High Supply)
11.5
15.0
16.0
V
VM1, VM2 (Vertical Driver Mid Supply)
−1.0
0.0
1.0
V
VL (Vertical Driver Low Supply for 3 Level and 2 Level)
−9.0
−7.5
−5.0
V
AFETG POWER DISSIPATION
36 MHz, Typ Supply Levels, 100 pF H1 to H2 Loading
180
mW
Power from HVDD Only1
36
mW
Power-down Mode (AFE and Digital in Standby Operation)
1
mW
VERTICAL DRIVER POWER DISSIPATION2 (6000 pF V1 to V4 Loading, 1000 pF SUBCK Loading)
Power from VDD
<1.0
mW
Power from VH1
23.0
mW
Power from VH2
15.0
mW
Power from VL
42.0
mW
MAXIMUM CLOCK RATE (CLI) AD9929
36
MHz
1 The total power dissipated by the HVDD supply may be approximated by using the equation:
Total HVDD Power = [CLOAD × HVDD × Pixel Frequency] × HVDD × Number of H-Outputs Used.
Actual HVDD power may be slightly different than the calculated value because of the stray capacitance inherent in the PCB layout/routing.
2 Vertical driver loads used when characterizing power consumption. Note: actual power depends on the V1 to V4 timing and number of SUBCKs.
V1, V2, V3, V4
6000 pF
SUBCK
1000 pF
500mV TYP
RESET
TRANSIENT
100mV MAX
OPTICAL
BLACK PIXEL
1V MAX
INPUT
SIGNAL RANGE
INPUT SIGNAL CHARACTERISTICS DEFINED AS FOLLOWS:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com