전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9929BBCZ 데이터시트(PDF) 30 Page - Analog Devices

부품명 AD9929BBCZ
상세설명  CCD Signal Processor with Precision Timing Generator
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9929BBCZ 데이터시트(HTML) 30 Page - Analog Devices

Back Button AD9929BBCZ Datasheet HTML 26Page - Analog Devices AD9929BBCZ Datasheet HTML 27Page - Analog Devices AD9929BBCZ Datasheet HTML 28Page - Analog Devices AD9929BBCZ Datasheet HTML 29Page - Analog Devices AD9929BBCZ Datasheet HTML 30Page - Analog Devices AD9929BBCZ Datasheet HTML 31Page - Analog Devices AD9929BBCZ Datasheet HTML 32Page - Analog Devices AD9929BBCZ Datasheet HTML 33Page - Analog Devices AD9929BBCZ Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 64 page
background image
AD9929
Rev. A | Page 30 of 64
VD
12
CLPOB
HD
12-BIT
GRAY COUNTER
+ SET-UP
PROGRAMMABLE CLOCK POSITIONS
1. CLPTOG1 (SYS_REG (15))
2. CLPTOG2 (SYS_REG (15 AND 16))
Figure 25. Location of CLPOB using CLPTOG1 and CLPTOG2 Registers.
VD
HD
0
1
2
3
4
5
6
7
8
9
10
11
12
CLPOB
CLPMASK
(INTERNAL)
A
B
PROGRAMMING POSITIONS
1. SCP0 = 0 (FIXED), CLPEN0 = 1
2. SCP1 = 3, CLPEN1 = 0
3. SCP2 = 4, CLPEN2 = 1
4. SCP3 = 5, CLPEN3 = 0
5. SCP4 = 1, CLPEN4 = 1
NOTES
1. THE INTERNAL CLPMASK SIGNAL EXTENDS ONE EXTRA HD CYCLE FROM WHEN THE CLPMASK PERIOD CHANGES FROM LOW TO HIGH.
AS A RESULT, ONE ADDITIONAL CLPOB PULSE IS MASKED AS SHOWN AT POSITIONS A AND B.
13
14
15
16
12
3
4
5
Figure 26. CLPOB Outputs with CLPMODE = 0
CONTROLLING CLPOB CLAMP PULSE OUTPUTS
The registers in Table 19 are used for programming the CLPOB
pulse. The CLPOB pulse is disabled in all CCD regions by
setting CLPCNT = 0. The CLPTOGx (x = 0, 1) are used to set
the CLPOB toggle positions. The CLPENx (x = 0, 1, 2, 3, and 4)
are used to enable or disable the CLPOB pulse separately in
each CCD region when CLPMODE = 0. The CLPEN registers
have no effect if CLPMODE = 1. In this case, the CLPOB pulse
is asserted in all CCD regions, regardless of the value set in the
CLPENx registers.
Figure 26 shows an example of the CLPOB pulse being disabled
in CCD Regions 1 and 3 by setting CLPEN1 = 1 and
CLPEN3 =1. Note that the CLPOB pulse remains disabled in
the first line of the following CCD region.
Table 20. SCP and CLPEN
SCP[4:1]1
CLPEN[4:0]
SCP0
CLPEN0
SCP1
CLPEN1
SCP2
CLPEN2
SCP3
CLPEN3
SCP4
CLPEN4
1 SCP0 is not a programmable register and therefore not listed in the register
map tables. SCP0 is a fixed sequence and always starts at the falling edge of
VD. Although this register is not programmable, the CLPEN0 register is still
used to set whether the CLPOB pulse is enabled or disabled for this SCP0
region.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com