V62SLASH12615-01XE-R datasheet(30/98 Pages) TI1

30 / 98 page

CRS_DV

RXD[1:0]

RX_ER

T2.27.2

T2.27.1

T2.27.2

PMD Input Pair

T2.27.3

T2.27.5

RX_DV

T2.27.2

IDLE

(J/K)

Data

(TR)

Data

T2.27.4

DP83848-EP

SLLSEC6E – SEPTEMBER 2012 – REVISED JUNE 2019

www.ti.com

Submit Documentation Feedback

Product Folder Links: DP83848-EP

Specifications

(1)

Per the RMII Specification, output delays assume a 25-pF load.

(2)

CRS_DV is asserted asynchronously in order to minimize latency of control signals through the why. CRS_DV may toggle

synchronously at the end of the packet to indicate CRS deassertion.

(3)

RX_DV is synchronous to X1. While not part of the RMII specification, this signal is provided to simplify recovery of receive data.

4.7.27 RMII Receive Timing

PARAMETER

DESCRIPTION

NOTES(1) (2) (3)

MIN

TYP

MAX

UNIT

T2.27.1

X1 clock period

50-MHz reference clock

T2.27.2

RXD[1:0], CRS_DV, RX_DV and

RX_ER output delay from X1 rising

T2.27.3

CRS ON delay

From JK symbol on PMD receive

pair to initial assertion of

CRS_DV

18.5

bits

T2.27.4

CRS OFF delay

From TR symbol on PMD

receive pair to initial deassertion

of CRS_DV

bits

T2.27.5

RXD[1:0] and RX_ER latency

From symbol on receive pair.

Elasticity buffer set to default

value (01).

bits

Figure 4-28. RMII Receive Timing

V62/12615-01XE-R 데이터시트(PDF) 30 Page - Texas Instruments

V62/12615-01XE-R 데이터시트(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

데이터시트 다운로드

링크 URL