 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STR720RBQ6 데이터시트(PDF) 87 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720RBQ6 데이터시트(HTML) 87 Page - STMicroelectronics |
|
|
87 / 401 page  STR720 - DMA CONTROLLER (DMAC) 87/401 Destination base address high X (DMADestHiX) (X=2,3) Address Offset: 8Ch - CCh Reset value: 0000h DMADestHiX contains the high base address for stream X destination DMA buffer. Bit 15:0 = DMADestHiX[15:0] Maximum count register X (DMAMaxX) (X=2,3) Address Offset: 90h - D0h Reset value: 0000h This register is programmed with stream X maximum data unit count, defining the buffer size. The data unit is equal to the DMA data with (byte, half-word or word) configured for the source side, if Dir bit of DMACtrlX register is 0, or for the destination side, if Dir bit of DMACtrlX register is 1. Upon enabling DMA Controller, the content of the Maximum Count Register is loaded in the Terminal Count Register. Bit 15:0 = DMAMax0[15:0] 15 14 13 12 11 10 9 8 765432 1 0 DMADestHiX rw 15 14 13 12 11 10 9 8 765432 1 0 DMAMaxX rw 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
