전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STR720RBQ6 데이터시트(PDF) 38 Page - STMicroelectronics

부품명 STR720RBQ6
상세설명  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720RBQ6 데이터시트(HTML) 38 Page - STMicroelectronics

Back Button STR720RBQ6 Datasheet HTML 34Page - STMicroelectronics STR720RBQ6 Datasheet HTML 35Page - STMicroelectronics STR720RBQ6 Datasheet HTML 36Page - STMicroelectronics STR720RBQ6 Datasheet HTML 37Page - STMicroelectronics STR720RBQ6 Datasheet HTML 38Page - STMicroelectronics STR720RBQ6 Datasheet HTML 39Page - STMicroelectronics STR720RBQ6 Datasheet HTML 40Page - STMicroelectronics STR720RBQ6 Datasheet HTML 41Page - STMicroelectronics STR720RBQ6 Datasheet HTML 42Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 401 page
background image
STR720 - ARCHITECTURE OVERVIEW
38/401
5.7 Reset and Clock Control Unit (RCCU)
Reset and Clock Control Unit (RCCU) is responsible of the control and distribution of the reset
and the clocks signals of STR720.
5.7.1
Clock management
All possible operating modes (including low power ones) are managed by this peripheral by
selecting the system clock source and prescaling it so to adapt its frequency to actual system
requirements. A conceptual block diagram of RCCU clock management structure is reported
in Figure 5 on page 38
As the diagram reports, different clock frequencies can be used for the main system
composed by the AHB and the S-APB subsystems. As an example, when CLK clock is driven
by a 16 MHz signal, the following values are possible, for main system clock:
■
CLK: 16 MHz
■
CLK divided by 2
■
CLK divided by 32 or by 64
■
CLK multiplied by PLL (see RUN mode section)
■
CLK_AF source: 32 kHz oscillator output.
A programmable prescaler derives A-APB subsystem clock from main clock signal, while
independent and dedicated prescalers are implemented in order to generate the ATAPI clock.
All serial interfaces (CAN, BSPI, UART) have configurable internal prescalers in order to
generate the correct baud rates. Each peripheral inside STR720 system can be
Figure 5. RCCU Simplified Block Diagram
1/2
CLK
CLK2
CLK_AF
PLL
Clock Multiplier
Unit
/Divider
A-APB clock
AHB / S-APB clock
1/2, 1/4
1/32
ATAPI clock
OSCIN
(32 kHz)
DIV2
PLL_BYP
SLOW
IDLE
STOP
1/8, 1/16
1/2, 1/3
(ATAPI_CLK)
(AHB_CLK)
(APB_CLK)
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com