전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STR720RBQ6 데이터시트(PDF) 101 Page - STMicroelectronics

부품명 STR720RBQ6
상세설명  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720RBQ6 데이터시트(HTML) 101 Page - STMicroelectronics

Back Button STR720RBQ6 Datasheet HTML 97Page - STMicroelectronics STR720RBQ6 Datasheet HTML 98Page - STMicroelectronics STR720RBQ6 Datasheet HTML 99Page - STMicroelectronics STR720RBQ6 Datasheet HTML 100Page - STMicroelectronics STR720RBQ6 Datasheet HTML 101Page - STMicroelectronics STR720RBQ6 Datasheet HTML 102Page - STMicroelectronics STR720RBQ6 Datasheet HTML 103Page - STMicroelectronics STR720RBQ6 Datasheet HTML 104Page - STMicroelectronics STR720RBQ6 Datasheet HTML 105Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 401 page
background image
STR720 - DRAM CONTROLLER (DRAMC)
101/401
10 DRAM CONTROLLER (DRAMC)
10.1 Introduction
The DRAM Controller block is an AHB slave used to provide an interface between the system
bus and external memory devices. The memory clock frequency is the same as the system
bus clock frequency.
The controller supports four external banks, containing either SDRAM or EDO memories; all
banks must be of the same memory type. Each bank can be independently configured and
enabled/disabled by means of internal configuration registers.
All the internal registers are accessed via an Advanced Peripheral Bus interface (APB) to the
DRAM Controller.
A refresh timer is provided to issue refresh commands to the memory; such refresh counter
uses the CLK input signal prescaled by 16 in order to trigger the refresh events.
10.2 Main Features
■
8, 16 or 32 bits for the memory data bus width.
■
4 external memory banks.
■
It is possible to use less than four banks, but banks must be contiguous.
■
Each bank can span from 64 kBytes up to 32 MBytes in 64 kBytes increments.
■
128 MBytes of total addressable external memory space, when all banks have the maximum
size.
■
Little endian operations supported.
10.3 Functional Description
10.3.1
AHB Interface
The DRAM Controller is a configurable peripheral devoted to manage an external memory
component. The AHB Interface decomposes the system bus transfers into memory accesses
supported by the selected memory bank and performs the data transfers to/from the external
chip. At the end of each access it will execute DRAM precharge, i.e. the SDRAM banks are
not kept open.
It supports up to 4 memory banks, where a bank is one single memory chip or more chips that
share the same addresses and chip select. If a disabled memory bank is accessed, the
Controller will return the ERROR response, otherwise it will return the OKAY response.
External memory transfers are configurable to be 8,16 or 32-bit wide.
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com