전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LPC47M14X 데이터시트(PDF) 135 Page - SMSC Corporation

부품명 LPC47M14X
상세설명  128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SMSC [SMSC Corporation]
홈페이지  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M14X 데이터시트(HTML) 135 Page - SMSC Corporation

Back Button LPC47M14X Datasheet HTML 131Page - SMSC Corporation LPC47M14X Datasheet HTML 132Page - SMSC Corporation LPC47M14X Datasheet HTML 133Page - SMSC Corporation LPC47M14X Datasheet HTML 134Page - SMSC Corporation LPC47M14X Datasheet HTML 135Page - SMSC Corporation LPC47M14X Datasheet HTML 136Page - SMSC Corporation LPC47M14X Datasheet HTML 137Page - SMSC Corporation LPC47M14X Datasheet HTML 138Page - SMSC Corporation LPC47M14X Datasheet HTML 139Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 135 / 205 page
background image
SMSC DS – LPC47M14X
Page 135
Rev. 03/19/2001
NAME
REG OFFSET
(hex)
DESCRIPTION
SMI_EN5
Default = 0x00
on VTR POR
1A
(R/W)
SMI Enable Register 5
This register is used to enable the different interrupt
sources onto the group nSMI output.
1=Enable
0=Disable
Bit[0] GP54
Bit[1] GP55
Bit[2] GP56
Bit[3] GP57
Bit[4] Reserved
Bit[5] Reserved
Bit[6] FAN_TACH1
Bit[7] FAN_TACH2
N/A
1B
(R)
Reserved – reads return 0
MSC_STS
Default = 0x00
on VTR POR
1C
(R/W)
Miscellaneous Status Register
Bits[5:0] can be cleared by writing a 1 to their position
(writing a 0 has no effect).
Bit[0] Either Edge Triggered Interrupt Input 0 Status. This
bit is set when an edge occurs on the GP21 pin.
Bit[1] Either Edge Triggered Interrupt Input 1 Status. This
bit is set when an edge occurs on the GP22 pin.
Bit[2] Either Edge Triggered Interrupt Input 2 Status. This
bit is set when an edge occurs on the GP41 pin.
Bit[3] Either Edge Triggered Interrupt Input 3 Status. This
bit is set when an edge occurs on the GP43 pin.
Bit[4] Either Edge Triggered Interrupt Input 4 Status. This
bit is set when an edge occurs on the GP60 pin.
Bit[5] Either Edge Triggered Interrupt Input 5 Status. This
bit is set when an edge occurs on the GP61 pin.
Bit[7:6] Reserved. This bit always returns zero.
N/A
1D
(R)
Reserved – reads return 0
Force Disk Change
Default = 0x01 on
VCC POR
1E
(R/W)
Force Disk Change
Bit[0] Force Disk Change for FDC0
0=Inactive
1=Active
Bit[1] Force Disk Change for FDC1
0=Inactive
1=Active
Force Change 0 and 1 can be written to 1 but are not
clearable by software.
Force Change 0 is cleared on nSTEP and nDS0
Force Change 1 is cleared on nSTEP and nDS1
DSKCHG (FDC DIR Register, Bit 7) = (nDS0 AND Force
Change 0) OR (nDS1 AND Force Change 1) OR
nDSKCHG
Setting either of the Force Disk Change bits active ‘1’
forces the FDD nDSKCHG input active when the
appropriate drive has been selected.
Bit[7:2] Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com