| 전자부품 데이터시트 검색엔진 |
|
CS61584A 데이터시트(PDF) 10 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS61584A 데이터시트(HTML) 10 Page - Cirrus Logic |
|
10 / 54 page ![]() CS61584A 10 DS261PP5 DS261PP5 SWITCHING CHARACTERISTICS - SERIAL PORT (T A = -40 to 85 °C; DV+, TV+, RV+ = nominal ± 0.3 V; Inputs: Logic 0 = 0 V, Logic 1 = RV+) Notes: 28. If SPOL = 0, then CS should return high no sooner than 20 ns after the 16th rising edge of SCLK during a serial port read. 29. Output load capacitance = 50 pF. Parameter Symbol Min Typ Max Unit SDI to SCLK Setup Time tdc 25 - - ns SCLK to SDI Hold Time tcdh 25 - - ns SCLK Low Time tcl 50 - - ns SCLK High Time tch 50 - - ns SCLK Rise and Fall Time tr, tf - - 15 ns CS to SCLK Setup Time tcc 20 - - ns SCLK to CS Hold Time (Note 28) tcch 20 - - ns CS Inactive Time tcwh 100 - - ns SDO Valid to SCLK (Note 29) tcdv - - 50 ns CS to SDO High Z tcdz -50 - ns t dc t cc LSB LSB MSB CONTROL BYTE DATA BYTE CS SCLK SDI t ch t cwh t cch t cdh t cl t cdh Figure 4. Serial Port Write Timing Diagram HIGH CS SCLK SDO SPOL = 0 t cdz cdv t Figure 5. Serial Port Read Timing Diagram CS61584A 10 DS261F1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |