CS61584A datasheet(29/54 Pages) CIRRUS

29 / 54 page

CS61584A

DS261PP5

tude information written for phases 13 and 14 of

each UI is ignored. Examples of arbitrary wave-

forms are illustrated in Figure 19.

The amplitude of each phase segment is described

by a 7-bit, 2’s complement number (bit 8 is ig-

nored). A positive value describes pulse amplitude

and a negative value describes pulse undershoot.

For DSX-1 applications with CON[3:0] = 1010, the

typical output voltage step is 73 mV/LSB across

the secondary (line side) of the transformer. For

DS1 applications with CON[3:0] = 1011, the typi-

cal output voltage step is 52 mV/LSB across the

transformer secondary. For E1 75

Ω coaxial appli-

cations with CON[3:0] = 1000, the typical output

voltage step is 43 mV/LSB. For E1 120

Ω twisted-

pair applications with CON[3:0] = 1001, the typi-

cal output voltage step is 52 mV/LSB.

The full scale positive value is 0x3F and the full

scale negative value is 0x40. It is recommended

that the output voltage across the secondary of the

transformer (line interface side) be limited to

4.4 Vpk. At higher output voltages, the transmitter

may not be able to drive the requested voltage

based on the current operating conditions.

Because the transmitter drives either a mark or a

space to the line interface every UI, the phase am-

plitude information defined in UI2 and UI3 is add-

ed to the symbols transmitted at TTIP and TRING

in those intervals. Therefore, a mark defined only

for UI1 will be output exactly as programmed if an-

other mark is transmitted in the next two UI. How-

ever, a mark defined over UI1 and UI2 with an

extended return-to-zero "tail" will cause the lead-

ing edge of a mark transmitted in the next UI to rise

or fall more quickly. This is illustrated in Figure 20.

If the hexadecimal sum of the phase amplitudes ex-

ceeds the full scale values, the sum is replaced by

the full scale value and the Latched-Overflow bit is

set in the Status register.

E1 Arbitrary Waveform Example

DSX-1 (54% duty cycle) Arbitrary Waveform Example

DS-1 (50% duty cycle) Arbitrary Waveform Example

Figure 19. Phase Definition of Arbitrary Waveforms

Figure 20. Example of Summing of Waveforms

CS61584A

DS261F1

CS61584A 데이터시트(PDF) 29 Page - Cirrus Logic

CS61584A 데이터시트(HTML) 29 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

데이터시트 다운로드

링크 URL