CS61584A datasheet(44/54 Pages) CIRRUS

44 / 54 page

CS61584A

DS261PP5

INT - Receive Alarm Interrupt [Host mode] (PLCC pin 7; TQFP pin 63)

An interrupt is generated to flag the host processor when a Status register changes state. The interrupt

is cleared by reading the Status register. The logic level for an active interrupt alarm is controlled by the

IPOL pin. The INT pin is an open drain output and must be tied to the appropriate supply through a

resistor.

IPOL - Interrupt Polarity [Host mode, BTS = 0] (PLCC pin 44; TQFP pin 33)

When BTS is low (Intel bus timing), the active polarity of the INT pin is controlled by IPOL. An active

high interrupt is generated when IPOL is high. An active low interrupt is generated when IPOL is low.

When the BTS pin is high, this pin becomes DTACK and INT is active low.

DTACK - Data Acknowledge [Host mode - parallel port, BTS = 1] (PLCC pin 44; TQFP pin 33)

When the BTS pin is high (Motorola bus timing), a low pulse on DTACK indicates when the CS61584A

has latched the data during a microprocessor write cycle or when the CS61584A has output data to the

bus during a microprocessor read cycle. The polarity of the INT pin is fixed to active low when the BTS

pin is high (Motorola bus timing).

P/S - Parallel/Serial Port Selection [Host modes] (PLCC pin 25; TQFP pin 16)

Selects the method of communication to the internal register set during Host mode operation. Serial port

communication over the SDI, SDO, and SCK pins is selected when P/S is low. Parallel port

communication over an 8-bit, multiplexed address/data bus is selected when P/S is high.

RD(DS) - Read Input (Data Strobe) [Host mode - parallel port] (PLCC pin 6; TQFP pin 62)

When the BTS pin is low (Intel bus timing), a low pulse on RD selects a read operation when the CS

pin is low. When the BTS pin is high (Motorola bus timing), a high pulse on DS performs a read/write

operation when the CS pin is low.

SAD4, SAD5 - Set Chip Address [Host mode - parallel port]

SAD6, SAD7 - (PLCC pins 24, 45, 16, 53; TQFP pins 15, 34, 7, 42)

These pins are hard-wired to establish one of 16 possible device addresses to permit a shared parallel

bus system architecture. The value is compared with the upper nibble of the address byte AD[7:4] as

part of the address decode procedure.

SCLK - Serial Clock [Host mode - serial port] (PLCC pin 6; TQFP pin 62)

Serial clock used to access the register set. A high or low level can be present on SCLK when the

device is selected using the CS pin.

SDI - Serial Data Input [Host mode - serial port] (PLCC pin 4; TQFP pin 60)

Serial data input to the register set. Sampled by the device on the rising edge of SCLK.

SDO - Serial Data Output [Host mode - serial port] (PLCC pin 5; TQFP pin 61)

Serial data output from the register set. If SPOL is low, SDO is valid on the rising edge of SCLK. If

SPOL is high, SDO is valid on the falling edge of SCLK. The SDO pin goes to a high-impedance state

while the serial port is being written or after bit D7 is output on SDO during a read.

SPOL - SDO Polarity Control [Host mode - serial port] (PLCC pin 3; TQFP pin 59)

Controls the polarity of the serial data output SDO. If SPOL is low, SDO is valid on the rising edge of

SCLK. If SPOL is high, SDO is valid on the falling edge of SCLK.

WR(R/W) - Write Input (Read/Write) [Host mode - parallel port] (PLCC pin 61; TQFP pin 49)

When the BTS pin is low (Intel bus timing), a low pulse on WR selects a write operation when the CS

pin is low. When the BTS pin is high (Motorola bus timing), a high pulse on R/W selects a read

operation and a low pulse on R/W selects a write operation when the CS pin is low.

CS61584A

DS261F1

CS61584A 데이터시트(PDF) 44 Page - Cirrus Logic

CS61584A 데이터시트(HTML) 44 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

데이터시트 다운로드

링크 URL