전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS61584A 데이터시트(PDF) 36 Page - Cirrus Logic

부품명 CS61584A
상세설명  DUAL T1/E1 LINE INTERFACE
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61584A 데이터시트(HTML) 36 Page - Cirrus Logic

Back Button CS61584A Datasheet HTML 32Page - Cirrus Logic CS61584A Datasheet HTML 33Page - Cirrus Logic CS61584A Datasheet HTML 34Page - Cirrus Logic CS61584A Datasheet HTML 35Page - Cirrus Logic CS61584A Datasheet HTML 36Page - Cirrus Logic CS61584A Datasheet HTML 37Page - Cirrus Logic CS61584A Datasheet HTML 38Page - Cirrus Logic CS61584A Datasheet HTML 39Page - Cirrus Logic CS61584A Datasheet HTML 40Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 54 page
background image
CS61584A
36
DS261PP5
DS261PP5
10.16 Exit1-IR State
This is a temporary state. While in this state, if J-
TMS is held high, a rising edge applied to J-TCK
causes the controller to enter the Update-IR state,
which terminates the scanning process. If J-TMS is
held low and a rising edge is applied to J-TCK, the
controller enters the Pause-IR state. The test data
register selected by the current instruction retains
its previous value and the instruction does not
change during this state.
10.17 Pause-IR State
The pause state allows the test controller to tempo-
rarily halt the shifting of data through the instruc-
tion register. The test data register selected by the
current instruction retains its previous value and
the instruction does not change during this state.
The controller remains in this state as long as J-
TMS is low. When J-TMS goes high and a rising
edge is applied to J-TCK, the controller moves to
the Exit2-IR state.
10.18 Exit2-IR State
This is a temporary state. While in this state, if J-
TMS is held high, a rising edge applied to J-TCK
causes the controller to enter the Update-IR state,
which terminates the scanning process. If J-TMS is
held low and a rising edge is applied to J-TCK, the
controller enters the Shift-IR state.
The test data register selected by the current in-
struction retains its previous value and the instruc-
tion does not change during this state.
10.19 Update-IR State
The instruction shifted into the instruction register
is latched into the parallel output from the shift-reg-
ister path on the falling edge of J-TCK. When the
new instruction has been latched, it becomes the
current instruction. The test data registers selected
by the current instruction retain their previous val-
ue.
10.20 JTAG Application Examples
Figures 25 and 26 illustrate examples of updating
the instruction and data registers during JTAG op-
eration.
CS61584A
36
DS261F1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com