전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

USB333X 데이터시트(PDF) 48 Page - Microchip Technology

부품명 USB333X
상세설명  Industry?셲 Smallest Hi-Speed USB Transceiver with Single Supply Operation
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

USB333X 데이터시트(HTML) 48 Page - Microchip Technology

Back Button USB333X Datasheet HTML 44Page - Microchip Technology USB333X Datasheet HTML 45Page - Microchip Technology USB333X Datasheet HTML 46Page - Microchip Technology USB333X Datasheet HTML 47Page - Microchip Technology USB333X Datasheet HTML 48Page - Microchip Technology USB333X Datasheet HTML 49Page - Microchip Technology USB333X Datasheet HTML 50Page - Microchip Technology USB333X Datasheet HTML 51Page - Microchip Technology USB333X Datasheet HTML 52Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 85 page
background image
USB333x
DS00001880A-page 48
 2009 - 2015 Microchip Technology Inc.
6.3.1.1.3
HS CHIRP Linestate Definition
There is also a third use of Linestate in HS Chirp where when the Host and Peripheral negotiate the from FS mode to
HS mode. While the transitions from K to J or SE0 are communicated to the Link through the Linestate information.
6.3.2
USB RECEIVER
The USB333x ULPI receiver fully supports HS, FS, and LS transmit operations. In all three modes the receiver detects
the start of packet and synchronizes to the incoming data packet. In the ULPI protocol, a received packet has the priority
and will immediately follow register reads and RXCMD transfers. Figure 6-8 shows a basic USB packet received by the
USB333x over the ULPI interface.
In Figure 6-8 the PHY asserts DIR to take control of the data bus from the Link. The assertion of DIR and NXT in the
same cycle contains additional information that Rxactive has been asserted. When NXT is de-asserted and DIR is
asserted, the RXCMD data is transferred to the Link. After the last byte of the USB receive packet is transferred to the
PHY, the linestate will return to idle.
The ULPI Full Speed receiver operates according to the UTMI / ULPI specification. In the Full Speed case, the NXT
signal will assert only when the Data bus has a valid received data byte. When NXT is low with DIR high, the RXCMD
is driven on the data bus.
In Full Speed, the USB333x will not issue a Rxactive de-assertion in the RXCMD until the DP/DM linestate transitions
to idle. This prevents the Link from violating the two Full Speed bit times minimum turn around time.
TABLE 6-6:
USB LINESTATE DECODING IN HS CHIRP MODE
Linestate[1:0]
DP SE RX
DM SE RX
State
00
SE0
0
0
HS Squelch asserted
01
J
1
0
HS Squelch de-asserted & HS
differential Receiver = 1
10
K
0
1
HS Squelch de-asserted & HS
differential Receiver = 0
11
SE1
1
1
Invalid State
FIGURE 6-8:
ULPI RECEIVE IN SYNCHRONOUS MODE
DIR
CLK
DATA[7:0]
STP
NXT
Rxd
Cmd
Idle
Turn
around
PID
D1
Rxd
Cmd
D2
Turn
around



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com