| 전자부품 데이터시트 검색엔진 |
|
T1024 데이터시트(PDF) 18 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
T1024 데이터시트(HTML) 18 Page - Freescale Semiconductor, Inc |
|
18 / 49 page ![]() T1024 XFI EMI2 AQR105 10G Base-T PHY MDI Magnetics RJ46 Figure 2-6. XFI interface 2.7.3 SGMII support The T1024 processor supports evaluation of the 2.5G SGMII protocol for serialized Ethernet PHYs using Aquantia AQR105 PHY. Ethernet data is carried over the SGMII interface. The below figure shows the connectivity of the SGMII interface. SGMII SGMII T1024 EMI2 Transformer MDIO/MDC RJ-46 Port AQR105 Figure 2-7. SGMII interface 2.8 Ethernet controllers The T1024 processor supports two Ethernet Controllers (EC), which can connect to Ethernet PHYs using MII or RGMII protocols. On the T1024RDB, the EC1 and EC2 ports only operate in the RGMII mode. Both ports are connected to Realtek RTL8211 PHYs. The T1024RDB supports Energy Efficient Ethernet (EEE) on EC1 and sleep mode on EC2. The below figure shows the connectivity of the EC1/EC2 interface. Ethernet controllers QorIQ T1024 Reference Design Board User Guide, Rev. 0, 04/2015 18 Freescale Semiconductor, Inc. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |