| 전자부품 데이터시트 검색엔진 |
|
STM32F722IC 데이터시트(PDF) 31 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F722IC 데이터시트(HTML) 31 Page - STMicroelectronics |
|
31 / 229 page ![]() DS11853 Rev 6 31/229 STM32F722xx STM32F723xx Functional overview 49 Figure 10. Power supply supervisor interconnection with internal reset OFF The VDD specified threshold, below which the device must be maintained under reset, is 1.7 V (see Figure 11). A comprehensive set of power-saving mode allows to design low-power applications. When the internal reset is OFF, the following integrated features are no more supported: • The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled • The brownout reset (BOR) circuitry must be disabled • The embedded programmable voltage detector (PVD) is disabled • VBAT functionality is no more available and VBAT pin should be connected to VDD. All packages, except for the LQFP100, allow to disable the internal reset through the PDR_ON signal when connected to VSS. Figure 11. PDR_ON control with internal reset OFF MS31383V4 NRST VDD PDR_ON External VDD power supply supervisor Ext. reset controller active when VDD < 1.7 V VDD Application reset signal VSS MS19009V7 V DD time PDR = 1.7 V time NRST PDR_ON PDR_ON Reset by other source than power supply supervisor |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |