전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADSP-21486KSWZ-2AB 데이터시트(PDF) 30 Page - Analog Devices

부품명 ADSP-21486KSWZ-2AB
상세설명  SHARC Processor
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADSP-21486KSWZ-2AB 데이터시트(HTML) 30 Page - Analog Devices

Back Button ADSP-21486KSWZ-2AB Datasheet HTML 26Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 27Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 28Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 29Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 30Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 31Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 32Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 33Page - Analog Devices ADSP-21486KSWZ-2AB Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 71 page
background image
Rev. H
|
Page 30 of 71
|
February 2020
ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489
Precision Clock Generator (Direct Pin Routing)
This timing is only valid when the SRU is configured such that
the precision clock generator (PCG) takes its inputs directly
from the DAI pins (via pin buffers) and sends its outputs
directly to the DAI pins. For the other cases, where the PCG’s
inputs and outputs are not directly routed to/from DAI pins (via
pin buffers), there is no timing data available. All timing param-
eters and switching characteristics apply to external DAI pins
(DAI_P01 – DAI_P20).
Table 28. Precision Clock Generator (Direct Pin Routing)
Parameter
Min
Max
Unit
Timing Requirements
tPCGIW
Input Clock Period
tPCLK × 4
ns
tSTRIG
PCG Trigger Setup Before Falling Edge of PCG Input
Clock
4.5
ns
tHTRIG
PCG Trigger Hold After Falling Edge of PCG Input
Clock
3ns
Switching Characteristics
tDPCGIO
PCG Output Clock and Frame Sync Active Edge
Delay After PCG Input Clock
2.5
10
ns
tDTRIGCLK
PCG Output Clock Delay After PCG Trigger
2.5 + (2.5 × tPCGIP)
10 + (2.5 × tPCGIP)ns
tDTRIGFS
PCG Frame Sync Delay After PCG Trigger
2.5 + ((2.5 + D – PH) × tPCGIP)
10 + ((2.5 + D – PH) × tPCGIP)ns
tPCGOW
1
Output Clock Period
2 × tPCGIP – 1
ns
D = FSxDIV, PH = FSxPHASE. For more information, see the “Precision Clock Generators” chapter in the hardware reference manual.
1 Normal mode of operation.
Figure 15. Precision Clock Generator (Direct Pin Routing)
DAI_Pn
DPI_Pn
PCG_TRIGx_I
DAI_Pm
DPI_Pm
PCG_EXTx_I
(CLKIN)
DAI_Py
DPI_Py
PCG_CLKx_O
DAI_Pz
DPI_Pz
PCG_FSx_O
tDTRIGFS
tDTRIGCLK
tDPCGIO
tSTRIG
tHTRIG
tPCGOW
tDPCGIO
tPCGIP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com