전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8569GEDS/V 데이터시트(PDF) 16 Page - Wolfson Microelectronics plc

부품명 WM8569GEDS/V
상세설명  24-bit, 192kHz Stereo CODEC with Volume Control
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8569GEDS/V 데이터시트(HTML) 16 Page - Wolfson Microelectronics plc

Back Button WM8569GEDS/V Datasheet HTML 12Page - Wolfson Microelectronics plc WM8569GEDS/V Datasheet HTML 13Page - Wolfson Microelectronics plc WM8569GEDS/V Datasheet HTML 14Page - Wolfson Microelectronics plc WM8569GEDS/V Datasheet HTML 15Page - Wolfson Microelectronics plc WM8569GEDS/V Datasheet HTML 16Page - Wolfson Microelectronics plc WM8569GEDS/V Datasheet HTML 17Page - Wolfson Microelectronics plc WM8569GEDS/V Datasheet HTML 18Page - Wolfson Microelectronics plc WM8569GEDS/V Datasheet HTML 19Page - Wolfson Microelectronics plc WM8569GEDS/V Datasheet HTML 20Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 36 page
background image
WM8569
Product Preview
w
PP Rev 1.1 December 2005
16
DIGITAL AUDIO INTERFACE
MASTER AND SLAVE MODES
The audio interface operates in either Slave or Master mode, selectable using the DACMS and
ADCMS control bits. In both Master and Slave modes DIN is always an input to the WM8569 and
DOUT is always an output. The default is Slave mode.
In Slave mode, DACLRC, ADCLRC, DACBCLK and ADCBCLK are inputs to the WM8569 (Figure 9).
DIN and DACLRC are sampled by the WM8569 on the rising edge of DACBCLK. ADC data is output
on DOUT and changes on the falling edge of ADCBCLK.
By setting the control bit DACBCP the polarity of DACBCLK may be reversed so that DIN is sampled
on the falling edge of DACBCLK. By setting the control bit ADCBCP, the polarity of ADCBCLK may
be reversed so that DOUT changes on the rising edge of ADCBCLK.
Figure 9 Slave Mode
In Master mode, DACLRC, ADCLRC, DACBCLK and ADCBCLK are outputs from the WM8569
(Figure 10). DACLRC, ADCLRC, DACBCLK and ADCBCLK are generated by the WM8569. DIN is
sampled by the WM8569 on the rising edge of DACBCLK so the controller must output DAC data
that changes on the falling edge of DACBCLK. ADC data is output on DOUT and changes on the
falling edge of ADCBCLK.
By setting the control bit DACBCP the polarity of DACBCLK may be reversed so that DIN is sampled
on the falling edge of DACBCLK. By setting the control bit ADCBCP, the polarity of ADCBCLK may
be reversed so that DOUT changes on the rising edge of ADCBCLK.
Figure 10 Master Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com