| 전자부품 데이터시트 검색엔진 |
|
WM8569GEDS/V 데이터시트(PDF) 24 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8569GEDS/V 데이터시트(HTML) 24 Page - Wolfson Microelectronics plc |
|
24 / 36 page ![]() WM8569 Product Preview w PP Rev 1.1 December 2005 24 DAC OUTPUT PHASE The DAC Phase control word determines whether the output of the DAC is non-inverted or inverted REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 0000011 DAC Phase 6 PHASE 0 0 = non-inverted 1 = inverted DIGITAL ZERO CROSS-DETECT The Digital volume control also incorporates a zero cross detect circuit which detects a transition through the zero point before updating the digital volume control with the new volume. This is enabled by control bit ZCD. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 0001001 DAC Control 0 ZCD 0 DAC Digital Volume Zero Cross Disable: 0: Zero cross detect enabled 1: Zero cross detect disabled DAC MUTE MODES The WM8569 has a mute for the DAC channels. Setting MUTE will apply a ‘soft’ mute to the input of the digital filters. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 0001001 DAC Mute 3 DMUTE 0 DAC Soft Mute Select 0 = Not mute 1 = Mute Refer to Figure 7 for the plot of application and release of soft mute. Note that all other means of muting the DAC channels: setting the PL[3:0] bits to 0, setting the PDWN bit or setting attenuation to 0 will cause much more abrupt muting of the output. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |