43/48

M69KB096AA

Figure 32. Synchronous Burst Write Followed by Read AC Waveforms (4 Words)

Note: 1. The Latency type can set to fixed or variable mode. The Latency is set to 3 clock cycles (BCR13-BCR11 = 101). The WAIT signal

is active Low (BCR10=0), and is asserted during delay (BCR8=0). In fixed Latency mode, row boundary crossing

Addr.

WAIT

DQ0-

DQ15

K

tKHAX

ai11313

E

G

W

L

tKHKH

DIN0

DIN1 DIN2 DIN3

UB, LB

tKLKH

tKHKL

tAVKH

tKHLH

tLLKH

tELKH

tWLKH

tKHWH

tDVKH

tKHLL

tEHEL

tGHQZ

tGLQX

tKHQX2

DO0

DO1

DO2

DO3

tKHDX

tKHAX

tAVKH

(2)

tKHEH

tELKH

tKHLH

tKHEH

tKHTX

tKHTX

tWHKH

tKHWL