ATXP032 datasheet(22/113 Pages) DIALOG

22 / 113 page

ATXP032

DS-ATXP032–114I–4-2020

Note that for DDR operation in octal mode, all read operations operate on an even number of bytes. The minimum

number of SCK pulses for clocking data is one, and as data is clocked on both edges, two bytes are read. Address

bit A

0 has to be always 0 in this mode to ensure correct alignment of the two bytes read or written. If address bit A0

is set to 1, it is ignored and treated as A

0 = 0 by the device.

After the address bytes (and the dummy bytes if using command 0Bh) have been clocked in, additional clock

cycles result in data being output on the I/O pin(s). The data is always output with the MSB of a byte first. When the

last byte (3FFFFFh) of the memory array has been read, the device continues reading back at the beginning of the

array (000000h). No delays are incurred when wrapping around from the end of the array to the beginning of the

array.

Deasserting the CS pin terminates the read operation and put the I/O pins into high-impedance state. The CS pin

can be deasserted at any time and does not require a full byte of data be read.

Figure 8-1.

Read Array with 3-byte Address — 03h Command

Figure 8-2.

Read Array — 0Bh Command

MSB

LSB

MSB

Output Data Byte 1

Address Bits A23-A0

Opcode

10 11

32 33

36 37

29 30

SCK

MSB

LSB

MSB

Output Data Byte 1

Dummy Byte

Address Bits A31-A0

Opcode

10 11

48 49

52 53

37 38

41 42

45 46

SCK

ATXP032 데이터시트(PDF) 22 Page - Dialog Semiconductor

ATXP032 데이터시트(HTML) 22 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL