PC8374L datasheet(76/239 Pages) NSC

76 / 239 page

3.0 Device Architecture and Configuration (Continued)

www.national.com

Revision1.1

Table 31. Reset Values for PUPCTL and PDNCTL Bits

R/W or

EVDBNC (Event Debounce Enable). Enables the debounce circuit in the event input path of the

selected GPIO pin. The event is detected after a predetermined debouncing period (see Section 6.3 on

page 113).

0: Disabled (default)

1: Enabled

Reserved for Port 1, Pin 5.

R/W or

EVPOL (Event Polarity). Deﬁnes the polarity of the wake-up signal that issues an event from the

selected GPIO pin (see Section 6.3 on page 113).

0: Falling edge or low level input (default)

1: Rising edge or high level input

Reserved for Port 1, Pin 5.

R/W or

EVTYPE (Event Type). Deﬁnes the type of the wake-up signal that issues an event from the selected

GPIO pin (see Section 6.3 on page 113).

0: Edge input (default)

1: Level input

Reserved for Port 1, Pin 5.

R/W1S LOCKCFP (Lock Configuration of Pin). When set to 1, locks the GPIO pin conﬁguration and data

(also see Section 6.4 on page 115) by disabling writing to itself, to GPCFG1 register bits PDNCTL,

PUPCTL, OUTTYPE and OUTENA, to all of the bits of GPCFG2 register and to the corresponding bit

in GPDO and GPDIO registers. Once set, this bit can be cleared by Hardware reset.

0: R/W bits are enabled for write (default)

1: All bits are RO

R/W or

PUPCTL (Pull-Up Control). Controls the internal pull-up resistor of the selected GPIO pin (see

Section 6.2 on page 111).

0: Disabled (for default value, see Table 31)

1: Enabled (for default value, see Table 31)

Undefined results when both the PDNCTL bit and the PUPCTL bit are set to 1.

R/W or

OUTTYPE (Output Type). Controls the output buffer type of the selected GPIO pin (see Section 6.2 on

page 111).

0: Open-drain (default)

1: Push-pull

R/W or

OUTENA (Output Enable). Controls the output buffer of the selected GPIO pin (see Section 6.2 on

page 111).

0: TRI-STATE (default)

1: Output buffer enabled

GP(I)O(E)nn

01-06

11-13

15-16

PUPCTL

010

PDNCTL

No Pull-Down

Bit

Type

Description

Winbond Electronics Corp. Advanced PC Product Center

PC8374L 데이터시트(PDF) 76 Page - National Semiconductor (TI)

PC8374L 데이터시트(HTML) 76 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL