| 전자부품 데이터시트 검색엔진 |
|
L9780 데이터시트(PDF) 34 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9780 데이터시트(HTML) 34 Page - STMicroelectronics |
|
34 / 56 page ![]() Digital interface description L9780 34/56 DocID026356 Rev 3 If the device receives an SPI command in order to modify VCCSEN bit in the middle of a measurement cycle, it stores the new information and applies it at the beginning of the new measurement cycle. VCCSEN bit value reported in the output register is the value used in the last measurement cycle. Refer to INRCPD bit description to define VCCS and INRC pull-down current switch on sequence. Refer to VCCSPD bit description to define VCCS and VCCS pull-down resistor switch on sequence. For correct use of this bit, refer also to Section 5.5.3. Default state for this bit after power on reset: 0. Bit 53: VCCSOUT This bit selects VCCS output channel (and corresponding TG pin) as follows: VCCSOUT=’0’ => selected channel 1; VCCSOUT=’1’ => selected channel 2. If the device receives an SPI command in order to modify VCCSOUT bit in the middle of a measurement cycle while VCCS is disabled, it stores the new information and applies it at the beginning of the new measurement cycle. VCCSOUT bit value reported in the output register is the value used in the last measurement cycle. For correct use of this bit, refer also to Section 5.5.3. Default state for this bit after power on reset: 0. Bit 52: VCCSPD This bit enables (VCCSPD=’1’) or disables (VCCSPD=’0’) VCCS pull-down resistor on OUT1 pin. If the device receives an SPI command in order to modify VCCSPD bit in the middle of a measurement cycle, it stores the new information and applies it at the beginning of the new measurement cycle. VCCSPD bit value reported in the output register is the value used in the last measurement cycle. If the device receives an SPI command in order to modify VCCSPD and VCCSEN bits at the same time, it will perform these two actions in sequence, with a delay between the two events. In particular if in the input frame VCCSPD=’0’ and VCCSEN =’1’, the device disables VCCS pull-down before enabling VCCS, viceversa if in the input frame VCCSPD=’1’ and VCCSEN =’0’, the device disables VCCS before enabling VCCS pull-down resistor. For correct use of this bit, refer also to Section 5.5.3. Default state for this bit after power on reset: 1. Bit 51: COMPSEL This bit selects the output compensation network as follows: COMPSEL=’0’ => selected channel A; COMPSEL=’1’ => selected channel B. If the device receives an SPI command in order to modify COMPSEL bit in the middle of a measurement cycle while VCCS is disabled, it stores the new information and applies it at |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |