XIO2000 datasheet(75/150 Pages) TI

75 / 150 page

Classic PCI Configuration Space

November 2005

SCPS097B

4.50 Device Control Register

The device control register controls PCI Express device specific parameters. See Table 4−26 for a complete

description of the register contents.

PCI register offset:

98h

Read-only, Read/Write

Default value:

2800h

BIT NUMBER

RESET STATE

Table 4−26. Device Control Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

CFG_RTRY_ENB

Configuration retry status enable. When this read/write bit is set to 1b, the bridge returns a

completion with completion retry status on PCI Express if a configuration transaction forwarded

to the secondary interface did not complete within the implementation specific time-out period.

When this bit is set to 0b, the bridge does not generate completions with completion retry status

on behalf of configuration transactions. The default value of this bit is 0b.

14:12

MRRS

Maximum read request size. This field is programmed by host software to set the maximum size

of a read request that the bridge can generate. The bridge uses this field in conjunction with the

cache line size register (offset 0Ch, see Section 4.6) to determine how much data to fetch on a

read request. This field is encoded as:

000 = 128B

001 = 256B

010 = 512B (default)

011 = 1024B

100 = 2048B

101 = 4096B

110 = Reserved

111 = Reserved

ENS

Enable no snoop. Controls the setting of the no snoop flag within the TLP header for upstream

memory transactions mapped to any traffic class mapped to a virtual channel (VC) other than

VC0 through the upstream decode windows.

0 = No snoop field is 0b

1 = No snoop field is 1b (default)

10k

APPE

Auxiliary power PM enable. This bit has no effect in the bridge.

0 = AUX power is disabled (default)

1 = AUX power is enabled

PFE

Phantom function enable. Since the bridge does not support phantom functions, this bit is

read-only 0b.

ETFE

Extended tag field enable. Since the bridge does not support extended tags, this bit is read-only

0b.

7:5

MPS

Maximum payload size. This field is programmed by host software to set the maximum size of

posted writes or read completions that the bridge can initiate. This field is encoded as:

000 = 128B (default)

001 = 256B

010 = 512B

011 = 1024B

100 = 2048B

101 = 4096B

110 = Reserved

111 = Reserved

ERO

Enable relaxed ordering. Since the bridge does not support relaxed ordering, this bit is read-only

0b.

kThis bit is sticky and must retain its value when the bridge is powered by VAUX.

XIO2000 데이터시트(PDF) 75 Page - Texas Instruments

XIO2000 데이터시트(HTML) 75 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL