XIO2000 datasheet(27/150 Pages) TI

27 / 150 page

Feature/Protocol Descriptions

November 2005

SCPS097B

Feature/Protocol Descriptions

This chapter provides a high-level overview of all significant device features. Figure 3−1 shows a simplified

block diagram of the basic architecture of the PCI-Express to PCI Bridge. The top of the diagram is the PCI

Express interface and the PCI bus interface is located at the bottom of the diagram.

PCI Express

Transmitter

PCI Express

Receiver

PCI Bus Interface

Configuration and

Memory Register

GPIO

Serial

EEPROM

Serial IRQ

Reset

Controller

Clock

Generator

Power

Mgmt

Figure 3−1. XIO2000 Block Diagram

3.1

Power-Up/-Down Sequencing

The bridge contains both 1.5-V and 3.3-V power terminals. In addition, a VAUX supply exists to support the

D3cold state. The clamping voltage (VCCP) can be either 3.3-V or 5.0-V, depending on the PCI bus interface

requirements. The following power-up and power-down sequences describe how power is applied to these

terminals.

In addition, the bridge has three resets: PERST, GRST, and an internal power-on reset. These resets are fully

described in Section 3.2. The following power-up and power-down sequences describe how PERST is applied

to the bridge.

The application of the PCI Express reference clock (REFCLK) is important to the power-up/-down sequence

and is included in the following power-up and power-down descriptions.

3.1.1 Power-Up Sequence

Assert PERST to the device.

Apply 1.5-V and 3.3-V voltages.

Apply VCCP clamp voltage.

Apply a stable PCI Express reference clock.

To meet PCI Express specification requirements, PERST cannot be deasserted until the following two

delay requirements are satisfied:

−

Wait a minimum of 100

µs after applying a stable PCI Express reference clock. The 100-µs limit

satisfies the requirement for stable device clocks by the deassertion of PERST.

−

Wait a minimum of 100 ms after applying power. The 100-ms limit satisfies the requirement for stable

power by the deassertion of PERST.

XIO2000 데이터시트(PDF) 27 Page - Texas Instruments

XIO2000 데이터시트(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL